[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPH05211128A - 薄い半導体材料フィルムの製造方法 - Google Patents

薄い半導体材料フィルムの製造方法

Info

Publication number
JPH05211128A
JPH05211128A JP4246594A JP24659492A JPH05211128A JP H05211128 A JPH05211128 A JP H05211128A JP 4246594 A JP4246594 A JP 4246594A JP 24659492 A JP24659492 A JP 24659492A JP H05211128 A JPH05211128 A JP H05211128A
Authority
JP
Japan
Prior art keywords
wafer
ions
temperature
semiconductor
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4246594A
Other languages
English (en)
Other versions
JP3048201B2 (ja
Inventor
Michel Bruel
ミシエル・ブリユエル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=9417059&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JPH05211128(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Commissariat a lEnergie Atomique CEA filed Critical Commissariat a lEnergie Atomique CEA
Publication of JPH05211128A publication Critical patent/JPH05211128A/ja
Application granted granted Critical
Publication of JP3048201B2 publication Critical patent/JP3048201B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01LMEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L9/00Measuring steady of quasi-steady pressure of fluid or fluent solid material by electric or magnetic pressure-sensitive elements; Transmitting or indicating the displacement of mechanical pressure-sensitive elements, used to measure the steady or quasi-steady pressure of a fluid or fluent solid material, by electric or magnetic means
    • G01L9/0041Transmitting or indicating the displacement of flexible diaphragms
    • G01L9/0042Constructional details associated with semiconductive diaphragm sensors, e.g. etching, or constructional details of non-semiconductive diaphragms
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B28WORKING CEMENT, CLAY, OR STONE
    • B28DWORKING STONE OR STONE-LIKE MATERIALS
    • B28D1/00Working stone or stone-like materials, e.g. brick, concrete or glass, not provided for elsewhere; Machines, devices, tools therefor
    • B28D1/005Cutting sheet laminae in planes between faces
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B28WORKING CEMENT, CLAY, OR STONE
    • B28DWORKING STONE OR STONE-LIKE MATERIALS
    • B28D5/00Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/185Joining of semiconductor bodies for junction formation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76243Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0093Wafer bonding; Removal of the growth substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68363Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/012Bonding, e.g. electrostatic for strain gauges

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Mechanical Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Mining & Mineral Resources (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photovoltaic Devices (AREA)
  • Physical Vapour Deposition (AREA)

Abstract

(57)【要約】 【目的】 単結晶質フィルムの製造に適用可能な薄い半
導体材料フィルムの製造方法を提供する。 【構成】 薄い単結晶質又は多結晶質半導体材料フィル
ムの製造方法は、平面を有する半導体材料ウェーハを、
以下の3つの段階:基板のバルクを構成する下方区域6
と薄いフィルムを構成する上方区域5とを前記ウェーハ
の容積部内に限定する微小気泡の層3を前記ウェーハの
容積部に生じる、イオンにより行われる前記ウェーハ1
の面4へのボンバード2による注入の第1段階と、前記
ウェーハの平面4を、少なくとも1つの剛性材料層から
なる補剛材7と密着させる第2段階と、イオンボンバー
ド2が実施される温度よりも高く、且つウェーハ1中の
結晶再配列作用及び微小気泡内の圧力作用により薄いフ
ィルム5と基板6のバックとを分離させるのに十分な温
度で前記ウェーハ1と前記補剛材7とのアセンブリを熱
処理する第3段階とに付すことを包含することを特徴と
する。

Description

【発明の詳細な説明】
【0001】
【産業上の利用分野】本発明は、薄い半導体材料フィル
ム、好ましくは単結晶質フィルムの製造に適用可能な製
造方法に関する。
【0002】
【従来の技術】単結晶質半導体フィルムの製造には種々
の方法があるが、多結晶質材料フィルム又は非晶質材料
フィルムの製造が比較的簡単である一方で、単結晶質フ
ィルムの製造が遥かに困難なために、これらの方法の実
施がしばしば複雑で、費用がかかることは知られてい
る。
【0003】単結晶質フィルムの製造に使用されている
方法の中には、いわゆる“絶縁体上シリコン”基板の製
造に使用されている方法がある。この方法の目的は、フ
ィルムから電気的に絶縁された基板上に位置する単結晶
質シリコンフィルムを製造することである。
【0004】結晶成長ヘテロエピタキシ法により、格子
パラメータがシリコンのパラメータに近い他の型の単結
晶質基板、例えばサファイア基板(Al23)又はフッ
化カルシウム基板(CaF2)上に例えば薄いフィルム
のシリコン結晶を成長させることができる。(参考文献
5を参照)。
【0005】SIMOX法(この名称は文献で使用され
ている)は、基板のバルクから単結晶質シリコンフィル
ムを分離する酸化シリコン層をシリコン容積部内に設け
るために、シリコン基板内への酸素線量の多いイオンの
注入を使用している。(参考文献1参照)。
【0006】他の方法は、化学的又はメカノケミカル的
摩耗によるウェーハの薄片化(thinning)の原
理を使用している。このカテゴリーで最も成功をおさめ
た方法は更にエッチストップの原理を使用している。こ
の方法では、必要な厚さが達せられるとすぐにウェーハ
の薄片化を停止させることができ、このようにして均一
な厚さを確保することができる。この方法は例えば、製
造が所望されているフィルムの厚さ全体にわたりn型基
板へのp型ドーピングを施し、次いでn型シリコンには
活性で、p型シリコンには不活性な化学浴で基板を化学
腐食させることからなる(参考文献2及び3を参照)。
【0007】単結晶質半導体フィルムの主要用途は、X
線リソグラフィマスク、センサ、太陽電池及び複数の活
性層を有する集積回路の製造のための絶縁体上シリコン
基板、自立シリコン膜又は自立炭化シリコン膜である。
【0008】薄い単結晶質フィルムの種々の製造方法
は、製造手順に関して欠点がある。
【0009】ヘテロエピタキシ法は基板の種類によって
制限される。基板の格子パラメータは半導体のパラメー
タと精密には同一ではないので、フィルムは多数の結晶
上の欠陥を有する。更には、これらの基板は高価で、脆
く、且つ限定された寸法でのみ存在している。
【0010】SIMOX法は、非常に線量の多いイオン
注入を必要とし、この注入は非常に重く且つ複雑な注入
機械を要する。このような機械の出力は制限され、出力
を著しく増すことは困難であろう。
【0011】薄片化法は、エッチストップの原理を使用
する場合を除いて、均質性及び品質の観点から競合的で
はない。不運なことに、このエッチストップの導入によ
り方法は複雑になり、場合によってはフィルムの使用が
制限され得る。
【0012】従って、エッチストップがn型基板へのp
型ドーピングによって実施されるならば、フィルム内で
製造される任意の電子デバイスはフィルムのp型特性に
適合させねばならない。
【0013】
【発明が解決しようとする課題】本発明は、選択される
半導体とは種類の異なった初期基板も、非常に多い注入
線量も、エッチストップをも必要とせずに前述した欠点
を克服し得、且つ更に均質で調整された厚さを有するフ
ィルムの製造を可能とする薄い半導体材料フィルムの製
造方法に関する。
【0014】
【課題を解決するための手段】この薄いフィルムの製造
方法は、半導体材料が完全に単結晶質の場合にはその面
が主要結晶面と実質的に平行であり、材料が多結晶質の
場合にはその面が全ての粒子に対して同一指数の主要結
晶面に対して僅かに傾斜している半導体材料ウェーハ
を、以下の3つの段階:基板のバルクを構成する下方区
域6と薄いフィルムを構成する上方区域5とを前記ウェ
ーハの容積部内に限定する微小気泡の層3をイオンの平
均進入深さに近い深さの前記ウェーハの容積部に生じ
る、イオンにより行われる前記ウェーハ1の面4へのボ
ンバード2による注入の第1段階であって、イオンは水
素ガスイオン又は稀ガスイオンの中から選択され、注入
中のウェーハ温度は、注入イオンにより発生されたガス
が拡散により半導体から放出し得る温度より低く維持さ
れている第1段階と、前記ウェーハの平面4を、少なく
とも1つの剛性材料層からなる補剛材7と密着させる第
2段階と、イオンボンバード2が実施される温度よりも
高く、且つこの段階中に前記補剛材と前記ウェーハの平
面とは密着させたままで、ウェーハ1中の結晶の再配列
作用及び微小気泡内の圧力作用により薄いフィルム5と
基板6のバルクとを分離させるのに適した温度で前記ウ
ェーハ1と前記補剛材7とのアセンブリを熱処理する第
3段階とで処理することを包含することを特徴とする。
【0015】従って、本発明は、格子を構成する全ての
粒子が半導体面に実質的に平行な主要結晶面(該面は全
ての半導体粒子に対して同一指数、例えば(1,0,
0)を有する)を有するならば、多結晶質半導体材料に
も適用される。半導体材料に関しては、ZMRSOI
(ZMR=帯−溶融−再結晶化)が挙げられ得る(参考
文献4を参照)。注入段階という用語は、1回の注入段
階と、異なる線量及び/又は異なるエネルギ及び/又は
異なるイオンでの注入の連続とを意味する。
【0016】本発明方法の変形例として、1つ以上の材
料層を通じて半導体材料内へのイオン注入を実施するの
が有利であり得る。該“封入(encapsulati
ng)”層は、イオンがこの材料層を貫通して、半導体
に進入するように選択される。例えば封入層は、より薄
い膜を製造するために半導体内へのイオンの進入を抑え
る手段としても、考えられ得る汚染から半導体を保護す
る手段としても、又は半導体面の物理化学的状態を調整
する手段としても使用され得る。ウェーハを構成する基
板がシリコンから製造されるときには、高温酸化シリコ
ンからなり且つ厚さが例えば25〜500nmの封入層
を選択することが有利であり得る。これらの封入層は注
入段階後に保持され得るか又は除去され得る。
【0017】本発明では、イオン注入が実施されるウェ
ーハの温度は作業中常に調整され、その結果温度は、注
入イオンによって発生されたガスが急速に拡散し且つ半
導体から放出する臨界温度よりも低く維持される。例え
ば該臨界温度はシリコンへの水素注入の場合で約500
℃である。この温度を超えると、微小気泡が形成されな
いために、この方法は効果がなくなる。シリコンの場合
には、20〜450℃の注入温度が好ましい。
【0018】ウェーハ−補剛材アセンブリの熱処理とい
う第3段階中には、イオン注入によって発生された無秩
序に続いての結晶の再配列が生じる。共に第3段階の熱
処理によって生じる結晶の再配列とマクロな気泡を生じ
る気泡の凝集とによってフィルムと基板とが分離され
る。これらの気泡内の気体圧力の作用下では、半導体面
は高い応力を受ける。表面変形及び形成されたマクロ気
泡に相当する火ぶくれ状態の生成を避けることが所望さ
れるならば、これらの応力を補償することが重要であ
る。従って、火ぶくれ状態は、マクロな気泡がその最終
成長段階に達して互いに凝集する前に、小さく粉々にな
り得る。従って、連続する半導体フィルムの製造が所望
されるならば、熱処理段階中に生じる応力を補償するこ
とが必要である。本発明に基づけば、この補償は半導体
ウェーハ面と補剛材とを密着させることによって行われ
る。補剛材の機能は、ウェーハ面との接触及びその機械
特性により、マクロな気泡によって発生された応力が補
償されることである。従って、半導体フィルムは最終的
に壁開するまで、熱処理段階中常に平坦且つ損なわれな
いままであり得る。
【0019】本発明の基づけば、補剛材の製造方法の選
択及び補剛材の種類はフィルムについて考えられる各適
用によって決まる。例えば意図される用途が絶縁体上シ
リコン基板の製造ならば、補剛材は、酸化物層又は窒化
物層のような少なくとも1つの誘電層によって被覆され
たシリコンウェーハからなることが有利であり得る。補
剛材の酸化物は、それからフィルムが製造されるべきウ
ェーハと密着されており、ウェーハは例えば酸化シリコ
ン封入層を任意に有している。
【0020】補剛材について選択された厚さが適当であ
れば、即ち数マイクロメータ〜数十マイクロメータなら
ば、補剛材は蒸発、アトマイゼーション、プラズマ又は
光子によって任意に支援され得る化学蒸着のような方法
によってウェーハに結合され得るか又はウェーハ上に製
造され得る。
【0021】密着という用語は、例えば静電圧力及び/
又は付着接触によって補剛材をウェーハ上に押圧するこ
とによって得られる接触を意味する。
【0022】従って、本発明の補剛材は更に、補剛材及
びウェーハ両方に接着性物質を使用して、又は接着性物
質の使用が所望されない場合には補剛材と半導体ウェー
ハとの原子間結合を助けるために、結合されるべき表面
の少なくとも1つを先に製造し且つ任意に圧力の選択を
伴う熱処理及び/又は静電処理を実施することにより半
導体ウェーハに結合され得る。補剛材は静電圧力によっ
てもウェーハに付着され得る。
【0023】自立膜の製造に関する適用については、補
剛材をフィルムから簡単且つ選択的に分離することがで
きるように補剛材の種類を選択することが適切である。
参考までに、単結晶質シリコン膜を製造するには、例え
ば酸化シリコン補剛材を選択することが可能であり、こ
の補剛材はそれから、プロセスの第3の熱処理段階の後
にフッ化水素酸浴中で除去される。
【0024】本発明方法の特徴として、第2段階及び第
3段階での作業温度の選択は以下の要件に適合せねばな
らない。ウェーハ上に補剛材を設置するには、第3段階
の処理を開始させ得る温度を適用してはならない。この
ために本発明に基づけば、第3段階の熱処理の温度より
も低い温度でプロセスの第2段階を実施することが必要
である。本発明ではこの熱処理は、結晶再配列と気泡の
凝集とが効果的に生じる温度で実施されねばならない。
例えばシリコンの場合、結晶再配列と気泡の凝集とが適
切な動力学で生じ得るには約500℃を超える温度が必
要である。
【0025】本発明方法を実施するに当たって、ボンバ
ードによる注入に使用されるイオンは通常H+イオンで
あるが、この選択は限定的であるとみなすべきではな
い。従って本方法の原理は、分子水素イオン又はヘリウ
ム、ネオン、クリプトン及びキセノンのような稀ガスの
イオンを単独で若しくは組み合わせて使用して適用され
得る。本発明方法を工業的に適用するには、IV族半導
体が好ましく、例えばシリコン、ゲルマニウム、炭化シ
リコン及びシリコン−ゲルマニウム合金の使用が可能で
ある。
【0026】
【実施例】添付図面を参照して本発明の非制限的実施例
を更に詳細に説明する。
【0027】これから添付図面を参照して説明する実施
例は、H+イオン注入による単結晶質シリコンウェーハ
内での薄いフィルムの製造に関する。
【0028】その表面が主要結晶面、例えば(1,0,
0)面に相当する単結晶質シリコンウェーハに150k
eVでH+イオン(プロトン)を注入すると、注入線量
が少ない(<1016cm-2)場合には、図1に示すよう
に深さRpで最大濃度を有する深さPに対する水素濃度
プロフィールCが得られる。シリコン内へのプロトン注
入の場合には、Rpは約1.25マイクロメータであ
る。
【0029】約1016cm-2の線量では、注入水素原子
は気泡を形成し始め、これらの気泡は表面に平行な面の
付近に配分されている。表面の面は主要結晶面に相当
し、また結果的に劈開面となる微小気泡面についても同
様である。
【0030】1016cm-2を超える(例えば5・1016
cm-2)注入線量では、シリコンを2つの部分に劈開さ
せる気泡と、厚さが1.2マイクロメータの上方フィル
ム(薄いフィルム)と、基板のバックとの融合を加熱に
より開始させることが可能である。
【0031】水素注入は有利な例である。何故ならば、
シリコン中でのイオンの制動プロセスは事実上イオン化
(電子制動)だからである。原子移動による原子核型制
動は飛程の最後にのみ生じる。それ故シリコンの表面層
では非常に僅かな欠陥だけが生じ、限定された厚さにわ
たり、気泡が深さRp(最大濃度の深さ)の付近に集中
されている。これにより、穏当な注入線量(5・1016
cm-2)で方法の必要な効率、及び表面層の分離後には
粗度の限定された表面を得ることが可能となる。
【0032】本発明方法を使用すると、注入エネルギを
選択することにより広い厚さ範囲内で薄いフィルムの厚
さを選択することが可能となる。この特性は、注入イオ
ンの原子番号zが小さいだけに一層重要である。例えば
以下の表は、H+イオン(z=1)の異なる注入エネル
ギに対して得られ得るフィルムの厚さを示している。
【0033】 H+イオンのエネルギ(keV) 10 50 100 150 200 500 1000 フィルムの厚さ(μm) 0.1 0.5 0.9 1.2 1.6 4.7 13.5 図2は封入層10で任意に被覆された半導体ウェーハ1
を示し、該層は、主要結晶面に平行な平面4を通しての
+イオンのイオンボンバード2を受けている。面4に
平行に微小気泡層3を認めることができる。層3及び面
4は薄いフィルム5を限定している。半導体基板6の他
の部分は、基板のバルクを構成している。
【0034】図3は、半導体ウェーハ1の面4と密着さ
れた補剛材7を示している。本発明の有利な実施例で
は、材料へのイオン注入は高温酸化シリコン封入層10
を通じて行われ、補剛材7は少なくとも1つの誘電層に
よって被覆されたシリコンウェーハからなっている。
【0035】他の実施例は、半導体材料に補剛材を固定
するために静電圧力を使用している。この場合、例えば
5000A厚さの酸化シリコン層を有するシリコン補剛
材が選択される。ウェーハの平面は補剛材の酸化物と接
触させられ、ウェーハと補剛材との間には数十ボルトの
電位差が適用される。ここで得られる圧力は数105
106パスカルである。
【0036】図4は、基板6のバルクから空間8によっ
て離隔された、補剛材7に結合されたフィルム5を示し
ている。
【0037】本明細書は以下の資料を参照している。
【0038】(1)SIMOX SOI for In
tegrated CircuitFabricati
on by Hon Wai Lam, IEEE C
ircuits and Devices Magaz
ine, July 1987. (2)Silicon on Insulator W
afer Bonding, Wafer Thinn
ing, Technological Evalua
tions by Haisma, Spiering
s, Biermann et Pals, Japa
nese Journal of Applied P
hysics, vol.28,no.8,Augus
t 1989. (3)Bonding of silicon waf
ers for silicon on insula
tor by Maszara,Goetz,Cavi
glia and McKitterick, Jou
rnal ofApplied Physic 64
(10)15 November 1988. (4)Zone melting recrystal
lization silicon on insul
ator technology by BorYeu
Tsaur, IEEE Circuits and
Devices Magazine, July 1
987. (5)1986 IEEE SOS/SOI Tech
nology Workshop, Septembe
r 30−October 2, 1986,Sout
h Seas plantation resort
and yacht Harbour, Captiv
a Island, Florida.
【図面の簡単な説明】
【図1】進入深さに対する水素イオンの濃度プロフィー
ルを示すグラフである。
【図2】H+イオンのボンバードにさらされ且つ注入粒
子によって生じた微小気泡層が内部に出現した、単結晶
質フィルム源として本発明で使用される単結晶質半導体
ウェーハの断面図である。
【図3】補剛材で被覆された図2の半導体ウェーハを示
す図である。
【図4】熱処理段階後にフィルムと基板バルクとの間に
劈開が生じたときの、図3の半導体ウェーハと補剛材と
のアセンブリを示す図である。
【符号の説明】
1 ウェーハ 4 平面 5 フィルム 6 基板 7 補剛材
───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.5 識別記号 庁内整理番号 FI 技術表示箇所 H01L 27/12 E 8728−4M 31/04 7376−4M H01L 31/04 X

Claims (9)

    【特許請求の範囲】
  1. 【請求項1】 薄い半導体材料フィルムの製造方法であ
    って、半導体材料が完全に単結晶質の場合にはその面が
    主要結晶面と実質的に平行であり、材料が多結晶質の場
    合にはその面が全ての粒子に対して同一指数の主要結晶
    面に対して僅かに傾斜している半導体材料ウェーハを、
    以下の3つの段階:基板のバルクを構成する下方区域と
    薄いフィルムを構成する上方区域とを前記ウェーハの容
    積部内に限定する微小気泡の層をイオンの平均進入深さ
    に近い深さの前記ウェーハの容積部に生じる、イオンに
    より行われる前記ウェーハの面へのボンバードによる注
    入の第1段階であって、イオンは水素ガスイオン又は稀
    ガスイオンの中から選択され、注入中のウェーハ温度
    は、注入イオンにより発生されたガスが拡散により半導
    体から放出し得る温度よりも低く維持されている第1段
    階と、 前記ウェーハの平面を、少なくとも1つの剛性材料層か
    らなる補剛材と密着させる第2段階と、 イオンボンバードが実施される温度よりも高く、且つこ
    の段階中に前記補剛材と前記ウェーハの平面とは密着さ
    せたままで、ウェーハ中の結晶の再配列作用及び微小気
    泡内の圧力作用により薄いフィルムと基板のバルクとを
    分離させるのに適した温度で前記ウェーハと前記補剛材
    とのアセンブリを熱処理する第3段階とで処理すること
    を包含することを特徴とする方法。
  2. 【請求項2】 半導体材料内へのイオンの注入段階が、
    イオンによって横断され得るような種類及び厚さの1つ
    以上の材料層を通じて実施されることを特徴とする請求
    項1に記載の薄いフィルムの製造方法。
  3. 【請求項3】 半導体がIV族の共有結合を有すること
    を特徴とする請求項1に記載の薄いフィルムの製造方
    法。
  4. 【請求項4】 半導体がシリコンであり、注入イオンが
    水素ガスイオンであり、注入ガスの温度が20〜450
    ℃であり、且つ第3の熱処理段階の温度が500℃を超
    えることを特徴とする請求項1から3のいずれか一項に
    記載の薄いフィルムの製造方法。
  5. 【請求項5】 注入が封入高温酸化シリコン層を通じて
    実施され、且つ補剛材が少なくとも1つの酸化シリコン
    層によって被覆されたシリコンウェーハであることを特
    徴とする請求項2に記載の薄いフィルムの製造方法。
  6. 【請求項6】 前記ウェーハの平面を補剛材と密着させ
    る第2段階が、静電圧力を加えることにより実施される
    ことを特徴とする請求項1に記載の薄いフィルムの製造
    方法。
  7. 【請求項7】 補剛材が、蒸発、プラズマ若しくは光子
    により任意に支援される化学蒸着、又はアトマイゼーシ
    ョンからなる群の中から選択された1つ以上の方法によ
    って付着されることを特徴とする請求項1に記載の薄い
    フィルムの製造方法。
  8. 【請求項8】 補剛材が接着性物質によって前記ウェー
    ハに結合されることを特徴とする請求項1に記載の薄い
    フィルムの製造方法。
  9. 【請求項9】 補剛材が原子間結合を促進する処理によ
    ってウェーハに付着させられることを特徴とする請求項
    1に記載の薄いフィルムの製造方法。
JP4246594A 1991-09-18 1992-09-16 半導体材料薄膜の製造方法 Expired - Lifetime JP3048201B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9111491 1991-09-18
FR9111491A FR2681472B1 (fr) 1991-09-18 1991-09-18 Procede de fabrication de films minces de materiau semiconducteur.

Publications (2)

Publication Number Publication Date
JPH05211128A true JPH05211128A (ja) 1993-08-20
JP3048201B2 JP3048201B2 (ja) 2000-06-05

Family

ID=9417059

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4246594A Expired - Lifetime JP3048201B2 (ja) 1991-09-18 1992-09-16 半導体材料薄膜の製造方法

Country Status (5)

Country Link
US (2) US5374564A (ja)
EP (1) EP0533551B1 (ja)
JP (1) JP3048201B2 (ja)
DE (1) DE69231328T2 (ja)
FR (1) FR2681472B1 (ja)

Cited By (178)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10125931A (ja) * 1996-08-27 1998-05-15 Seiko Epson Corp 薄膜素子の転写方法,薄膜素子,薄膜集積回路装置,アクティブマトリクス基板および液晶表示装置
JPH10125930A (ja) * 1996-08-27 1998-05-15 Seiko Epson Corp 剥離方法
US5854123A (en) * 1995-10-06 1998-12-29 Canon Kabushiki Kaisha Method for producing semiconductor substrate
US5966620A (en) * 1996-11-15 1999-10-12 Canon Kabshiki Kaisha Process for producing semiconductor article
US6054363A (en) * 1996-11-15 2000-04-25 Canon Kabushiki Kaisha Method of manufacturing semiconductor article
US6100166A (en) * 1996-12-18 2000-08-08 Canon Kabushiki Kaisha Process for producing semiconductor article
US6140210A (en) * 1997-09-26 2000-10-31 Shin-Etsu Handotai Co., Ltd. Method of fabricating an SOI wafer and SOI wafer fabricated thereby
US6143628A (en) * 1997-03-27 2000-11-07 Canon Kabushiki Kaisha Semiconductor substrate and method of manufacturing the same
US6171982B1 (en) 1997-12-26 2001-01-09 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
US6190937B1 (en) 1996-12-27 2001-02-20 Canon Kabushiki Kaisha Method of producing semiconductor member and method of producing solar cell
US6191007B1 (en) 1997-04-28 2001-02-20 Denso Corporation Method for manufacturing a semiconductor substrate
US6221738B1 (en) 1997-03-26 2001-04-24 Canon Kabushiki Kaisha Substrate and production method thereof
US6224668B1 (en) 1998-06-02 2001-05-01 Shin-Etsu Handotai Co., Ltd. Method for producing SOI substrate and SOI substrate
US6239004B1 (en) 1997-08-29 2001-05-29 Shin-Etsu Handotai Co., Ltd. Method of forming oxide film on an SOI layer and method of fabricating a bonded wafer
WO2001041218A1 (fr) 1999-11-29 2001-06-07 Shin-Etsu Handotai Co.,Ltd. Procede de recyclage d'une plaquette separee et plaquette separee recyclee
US6251754B1 (en) 1997-05-09 2001-06-26 Denso Corporation Semiconductor substrate manufacturing method
US6284629B1 (en) 1998-07-07 2001-09-04 Shin-Etsu Handotai Co., Ltd. Method of fabricating an SOI wafer and SOI wafer fabricated by the method
US6284628B1 (en) 1998-04-23 2001-09-04 Shin-Etsu Handotai Co., Ltd. Method of recycling a delaminated wafer and a silicon wafer used for the recycling
US6312797B1 (en) 1998-07-10 2001-11-06 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer and bonded wafer
JP2001525991A (ja) * 1997-05-12 2001-12-11 シリコン・ジェネシス・コーポレーション 制御された劈開プロセス
JP2001345435A (ja) * 2000-03-29 2001-12-14 Shin Etsu Handotai Co Ltd シリコンウェーハ及び貼り合わせウェーハの製造方法、並びにその貼り合わせウェーハ
JP2002502121A (ja) * 1998-01-30 2002-01-22 コミツサリア タ レネルジー アトミーク 特にヘテロエピタキシャル堆積用のコンプライアント基板
US6362076B1 (en) 1998-04-23 2002-03-26 Shin-Etsu Handotai Co., Ltd. Method of fabricating an SOI wafer by hydrogen ion delamination without independent bonding heat treatment
US6413874B1 (en) 1997-12-26 2002-07-02 Canon Kabushiki Kaisha Method and apparatus for etching a semiconductor article and method of preparing a semiconductor article by using the same
US6417108B1 (en) 1998-02-04 2002-07-09 Canon Kabushiki Kaisha Semiconductor substrate and method of manufacturing the same
US6461939B1 (en) 1999-04-09 2002-10-08 Shin-Etsu Handotai Co., Ltd. SOI wafers and methods for producing SOI wafer
JP2002299254A (ja) * 2001-03-30 2002-10-11 Toyota Central Res & Dev Lab Inc 半導体基板の製造方法及び半導体素子
US6468923B1 (en) 1999-03-26 2002-10-22 Canon Kabushiki Kaisha Method of producing semiconductor member
JP2002536708A (ja) * 1999-02-10 2002-10-29 コミツサリア タ レネルジー アトミーク 光学用シリコン層を基板上に形成する方法および該方法による光学素材の製造方法
JP2002343841A (ja) * 2001-05-16 2002-11-29 Shin Etsu Handotai Co Ltd シリコン結晶中の結晶欠陥観察用試料作製方法及び薄片試料
US6534380B1 (en) 1997-07-18 2003-03-18 Denso Corporation Semiconductor substrate and method of manufacturing the same
US6566233B2 (en) 1999-12-24 2003-05-20 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
JP2003152093A (ja) * 2001-07-23 2003-05-23 Agere Systems Guardian Corp 集積回路をdcおよびrf遮蔽する方法構造
US6613676B1 (en) 1998-01-30 2003-09-02 Canon Kabushiki Kaisha Process of reclamation of SOI substrate and reproduced substrate
US6613678B1 (en) 1998-05-15 2003-09-02 Canon Kabushiki Kaisha Process for manufacturing a semiconductor substrate as well as a semiconductor thin film, and multilayer structure
US6653205B2 (en) 1999-12-08 2003-11-25 Canon Kabushiki Kaisha Composite member separating method, thin film manufacturing method, and composite member separating apparatus
US6656271B2 (en) 1998-12-04 2003-12-02 Canon Kabushiki Kaisha Method of manufacturing semiconductor wafer method of using and utilizing the same
JP2004140381A (ja) * 1996-08-27 2004-05-13 Seiko Epson Corp 薄膜素子の転写方法,薄膜素子,薄膜集積回路装置,アクティブマトリクス基板および液晶表示装置
JP2004140383A (ja) * 1996-08-27 2004-05-13 Seiko Epson Corp 薄膜素子の転写方法,薄膜素子,薄膜集積回路装置,アクティブマトリクス基板および液晶表示装置
JP2004515920A (ja) * 2000-12-08 2004-05-27 コミツサリア タ レネルジー アトミーク 気体種の導入を含む薄膜製造方法
JP2004517472A (ja) * 2000-11-27 2004-06-10 エス オー イ テク シリコン オン インシュレータ テクノロジース 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板
US6756289B1 (en) 1996-12-27 2004-06-29 Canon Kabushiki Kaisha Method of producing semiconductor member and method of producing solar cell
US6790747B2 (en) 1997-05-12 2004-09-14 Silicon Genesis Corporation Method and device for controlled cleaving process
JP2004259970A (ja) * 2003-02-26 2004-09-16 Shin Etsu Handotai Co Ltd Soiウエーハの製造方法及びsoiウエーハ
US6797632B1 (en) 1999-10-14 2004-09-28 Shin-Etsu Handotai Co., Ltd. Bonded wafer producing method and bonded wafer
JP2004288780A (ja) * 2003-03-20 2004-10-14 Sharp Corp 半導体装置およびその製造方法
US6833312B2 (en) 2001-05-25 2004-12-21 Canon Kabushiki Kaisha Plate member separating apparatus and method
WO2005027204A1 (ja) 2003-09-08 2005-03-24 Sumco Corporation 貼り合わせウェーハおよびその製造方法
JP2005510056A (ja) * 2001-11-13 2005-04-14 エレメント シックス リミテッド 積層構造物
US6884696B2 (en) 2001-07-17 2005-04-26 Shin-Etsu Handotai Co., Ltd. Method for producing bonding wafer
US6900113B2 (en) 2000-05-30 2005-05-31 Shin-Etsu Handotai Co., Ltd. Method for producing bonded wafer and bonded wafer
JP2005167197A (ja) * 2003-11-11 2005-06-23 Sharp Corp ウエハ及び半導体装置並びにこれらの製造方法
JP2005217191A (ja) * 2004-01-29 2005-08-11 Sumitomo Mitsubishi Silicon Corp 貼り合わせ基板の製造方法
US6953948B2 (en) 2000-01-07 2005-10-11 Canon Kabushiki Kaisha Semiconductor substrate and process for its production
JP2006501672A (ja) * 2002-09-30 2006-01-12 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 改善されたキャリア移動度を有するフィンfetとその形成方法
US7008860B2 (en) 2003-02-14 2006-03-07 Canon Kabushiki Kaisha Substrate manufacturing method
US7119365B2 (en) 2002-03-26 2006-10-10 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
JP2006332655A (ja) * 2005-05-20 2006-12-07 Commiss Energ Atom 薄膜の剥離方法
US7148119B1 (en) 1994-03-10 2006-12-12 Canon Kabushiki Kaisha Process for production of semiconductor substrate
US7157352B2 (en) 2002-10-11 2007-01-02 Sony Corporation Method for producing ultra-thin semiconductor device
US7186628B2 (en) 2002-01-09 2007-03-06 Shin-Etsu Handotai Co., Ltd. Method of manufacturing an SOI wafer where COP's are eliminated within the base wafer
JP2007194539A (ja) * 2006-01-23 2007-08-02 Shin Etsu Handotai Co Ltd Soiウエーハの製造方法およびsoiウエーハ
JP2007201502A (ja) * 2007-04-20 2007-08-09 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
WO2007094432A1 (ja) * 2006-02-17 2007-08-23 Ulvac, Inc. イオン注入装置
JP2007524222A (ja) * 2003-06-06 2007-08-23 エス オー アイ テック シリコン オン インシュレータ テクノロジーズ エス.アー. エピタキシャル基板の製造方法
WO2007105675A1 (ja) * 2006-03-13 2007-09-20 Shin-Etsu Chemical Co., Ltd. 光電変換素子用基板の製造方法
JP2007250576A (ja) * 2006-03-13 2007-09-27 Shin Etsu Chem Co Ltd マイクロチップ及びマイクロチップ製造用soi基板
US7276427B2 (en) 2002-12-13 2007-10-02 Shin-Etsu Handotai Co., Ltd. Method for manufacturing SOI wafer
US7288430B2 (en) 2000-11-27 2007-10-30 S.O.I.Tec Silicon On Insulator Technolgoies Method of fabricating heteroepitaxial microstructures
WO2008007508A1 (fr) 2006-07-14 2008-01-17 Shin-Etsu Handotai Co., Ltd. Procédé de réutilisation de tranche retirée
EP1895572A2 (en) 2006-08-31 2008-03-05 SUMCO Corporation Bonded wafer and method for producing bonded wafer
US7354844B2 (en) 2005-02-04 2008-04-08 Sumco Corporation Method for manufacturing SOI substrate
US7368332B2 (en) 2004-12-15 2008-05-06 Canon Kabushiki Kaisha SOI substrate manufacturing method
JP2008112848A (ja) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
JP2008112843A (ja) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
JP2008112840A (ja) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
JP2008112847A (ja) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
JP2008131002A (ja) * 2006-11-24 2008-06-05 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
US7396734B2 (en) 2004-05-31 2008-07-08 Canon Kabushiki Kaisha Substrate manufacturing method
JP2008181083A (ja) * 2007-01-24 2008-08-07 Sharp Corp SmartCut基板接着プロセスを利用したグレイスケールマスクおよびその製造方法
EP1968102A2 (en) 2007-03-05 2008-09-10 Sumco Corporation Method of evaluation of bonded wafer
US7446016B2 (en) 2003-09-08 2008-11-04 Sumco Corporation Method for producing bonded wafer
JP2009010409A (ja) * 1996-05-15 2009-01-15 Commiss Energ Atom 固体材料の薄膜形成方法及び該方法の応用
WO2009016795A1 (ja) 2007-07-27 2009-02-05 Shin-Etsu Handotai Co., Ltd. 貼り合わせウエーハの製造方法
US7494899B2 (en) 2005-04-14 2009-02-24 Sumco Corporation Method for manufacturing semiconductor substrate
US7508034B2 (en) 2002-09-25 2009-03-24 Sharp Kabushiki Kaisha Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device
US7510948B2 (en) 2003-09-05 2009-03-31 Sumco Corporation Method for producing SOI wafer
JP2009152577A (ja) * 2007-11-29 2009-07-09 Semiconductor Energy Lab Co Ltd 光電変換装置及びその製造方法
JP2009157367A (ja) * 2007-12-03 2009-07-16 Semiconductor Energy Lab Co Ltd 表示装置およびその作製方法
EP2105957A2 (en) 2008-03-26 2009-09-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate and method for manufacturing semiconductor device
JP2009260369A (ja) * 2009-07-23 2009-11-05 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US7625808B2 (en) * 2003-09-01 2009-12-01 Sumco Corporation Method for manufacturing bonded wafer
US7638408B2 (en) 2007-09-21 2009-12-29 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of substrate provided with semiconductor films
US7642112B2 (en) 2004-09-09 2010-01-05 Canon Kabushiki Kaisha Method of manufacturing bonded substrate stack
US7642140B2 (en) 2000-01-07 2010-01-05 Samsung Electronics Co., Ltd. CMOS integrated circuit devices and substrates having buried silicon germanium layers therein and method of forming same
JP2010016391A (ja) * 2009-08-20 2010-01-21 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
WO2010023816A1 (ja) 2008-08-28 2010-03-04 信越半導体株式会社 Soiウェーハの製造方法およびsoiウェーハ
US7732867B2 (en) 2006-11-10 2010-06-08 Shin-Etsu Chemical Co., Ltd. Method for manufacturing SOQ substrate
WO2010064355A1 (ja) 2008-12-04 2010-06-10 信越半導体株式会社 貼り合わせウェーハの製造方法
US7767547B2 (en) 2008-02-06 2010-08-03 Semiconductor Energy Laboratory Co., Ltd Manufacturing method of SOI substrate
JP2010171434A (ja) * 1998-07-29 2010-08-05 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US7781308B2 (en) 2007-12-03 2010-08-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US7790573B2 (en) 2005-04-07 2010-09-07 Sumco Corporation Process for producing SOI substrate and process for regeneration of layer transferred wafer in the production
US7799658B2 (en) 2007-10-10 2010-09-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
US7816234B2 (en) 2007-11-05 2010-10-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7829431B2 (en) 2007-07-13 2010-11-09 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a SOI with plurality of single crystal substrates
US7842583B2 (en) 2007-12-27 2010-11-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
EP2259299A1 (en) 1999-10-14 2010-12-08 Shin-Etsu Handotai Co., Ltd. Method for manufacturing SOI wafer, and SOI wafer
US7851332B2 (en) 2007-10-10 2010-12-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US7858495B2 (en) 2008-02-04 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
USRE42097E1 (en) 1998-09-04 2011-02-01 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a semiconductor device
JP2011077506A (ja) * 2009-09-04 2011-04-14 Semiconductor Energy Lab Co Ltd Soi基板の作製方法およびsoi基板
US7943487B2 (en) 2008-09-29 2011-05-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7943414B2 (en) 2008-08-01 2011-05-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
JP2011515863A (ja) * 2008-03-28 2011-05-19 エス.オー.アイ.テック シリコン オン インシュレータ テクノロジーズ 温度制御注入
JP2011135054A (ja) * 2009-11-24 2011-07-07 Semiconductor Energy Lab Co Ltd Soi基板の作製方法およびsoi基板
US7989315B2 (en) 2008-11-28 2011-08-02 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2011176295A (ja) * 2010-01-26 2011-09-08 Semiconductor Energy Lab Co Ltd Soi基板の作製方法
WO2011108189A1 (ja) 2010-03-04 2011-09-09 信越半導体株式会社 Soiウェーハの設計方法及び製造方法
US8021958B2 (en) 2008-03-26 2011-09-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
EP1978554A3 (en) * 2007-04-06 2011-10-12 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate comprising implantation and separation steps
US8043935B2 (en) 2008-11-27 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
US8043938B2 (en) 2009-05-14 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and SOI substrate
US8048728B2 (en) 2007-04-13 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing display device, and SOI substrate
US8048754B2 (en) 2008-09-29 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing single crystal semiconductor layer
US8101466B2 (en) 2007-03-26 2012-01-24 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing SOI substrate
US8106290B2 (en) 2007-03-07 2012-01-31 Shin-Etsu Chemical Co., Ltd. Method for manufacturing single crystal silicon solar cell and single crystal silicon solar cell
US8110479B2 (en) 2007-09-21 2012-02-07 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate provided with barrier layer
US8129612B2 (en) 2007-04-09 2012-03-06 Shin-Etsu Chemical Co., Ltd. Method for manufacturing single-crystal silicon solar cell and single-crystal silicon solar cell
US8163628B2 (en) 2007-11-01 2012-04-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate
US8168481B2 (en) 2009-04-22 2012-05-01 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing SOI substrate
US8288251B2 (en) 2009-04-30 2012-10-16 Shin-Etsu Chemical Co., Ltd. Method for preparing SOI substrate having backside sandblasted
KR20120121909A (ko) 2010-03-04 2012-11-06 신에쯔 한도타이 가부시키가이샤 Soi 웨이퍼의 설계 방법 및 제조 방법
US8309429B2 (en) 2007-09-21 2012-11-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and semiconductor device
US8313989B2 (en) 2008-10-22 2012-11-20 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing the same
US8314006B2 (en) 2008-04-10 2012-11-20 Shin-Etsu Chemical Co., Ltd. Method for manufacturing bonded wafer
US8324086B2 (en) 2008-01-16 2012-12-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor substrate by laser irradiation
WO2012164822A1 (ja) 2011-05-30 2012-12-06 信越半導体株式会社 貼り合わせウェーハの製造方法及び貼り合わせsoiウェーハ
US8343847B2 (en) 2008-10-10 2013-01-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI semiconductor device
US8349704B2 (en) 2009-06-26 2013-01-08 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and SOI substrate
US8367517B2 (en) 2010-01-26 2013-02-05 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8377799B2 (en) 2010-03-31 2013-02-19 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing SOI substrate
WO2013057865A1 (ja) 2011-10-17 2013-04-25 信越半導体株式会社 剥離ウェーハの再生加工方法
US8432021B2 (en) 2009-05-26 2013-04-30 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate
JP2013084663A (ja) * 2011-10-06 2013-05-09 Shin Etsu Handotai Co Ltd 貼り合わせsoiウェーハの製造方法
WO2013088636A1 (ja) 2011-12-15 2013-06-20 信越半導体株式会社 Soiウェーハの製造方法
WO2013102968A1 (ja) 2012-01-06 2013-07-11 信越半導体株式会社 貼り合わせsoiウェーハの製造方法
WO2013111242A1 (ja) 2012-01-24 2013-08-01 信越半導体株式会社 貼り合わせsoiウェーハの製造方法
US8530332B2 (en) 2008-03-26 2013-09-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
US8536629B2 (en) 2009-02-24 2013-09-17 Nec Corporation Semiconductor device and method for manufacturing the same
US8772128B2 (en) 2007-10-10 2014-07-08 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
WO2014118851A1 (ja) 2013-02-01 2014-08-07 信越半導体株式会社 Soiウェーハの製造方法及びsoiウェーハ
US8815657B2 (en) 2008-09-05 2014-08-26 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
US8822305B2 (en) 2007-09-21 2014-09-02 Semiconductor Energy Laboratory Co., Ltd. Substrate provided with semiconductor films and manufacturing method thereof
JP2014179644A (ja) * 2008-10-03 2014-09-25 Semiconductor Energy Lab Co Ltd Soi基板の作製方法
US8846496B2 (en) 2010-04-28 2014-09-30 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of single crystal semiconductor film and manufacturing method of electrode
WO2014192207A1 (ja) 2013-05-29 2014-12-04 信越半導体株式会社 貼り合わせウェーハの製造方法
WO2014207988A1 (ja) 2013-06-26 2014-12-31 信越半導体株式会社 貼り合わせウェーハの製造方法
DE102014215187A1 (de) 2013-08-02 2015-02-05 Disco Corporation Verfahren zum Bearbeiten eines geschichteten Wafers
US8975159B2 (en) 2009-05-07 2015-03-10 Shin-Etsu Chemical Co., Ltd. Method for manufacturing bonded wafer
WO2015033516A1 (ja) 2013-09-05 2015-03-12 信越半導体株式会社 貼り合わせウェーハの製造方法
US8993410B2 (en) 2006-09-08 2015-03-31 Silicon Genesis Corporation Substrate cleaving under controlled stress conditions
WO2015056386A1 (ja) 2013-10-17 2015-04-23 信越半導体株式会社 貼り合わせウェーハの製造方法
WO2015111383A1 (ja) 2014-01-27 2015-07-30 信越半導体株式会社 半導体ウェーハの洗浄槽及び貼り合わせウェーハの製造方法
KR20160044479A (ko) 2013-08-21 2016-04-25 신에쯔 한도타이 가부시키가이샤 접합웨이퍼의 제조방법
US9362439B2 (en) 2008-05-07 2016-06-07 Silicon Genesis Corporation Layer transfer of films utilizing controlled shear region
KR20160132017A (ko) 2014-03-10 2016-11-16 신에쯔 한도타이 가부시키가이샤 접합 soi웨이퍼의 제조방법
KR20160134661A (ko) 2014-03-18 2016-11-23 신에쯔 한도타이 가부시키가이샤 접합웨이퍼의 제조방법
KR20170038809A (ko) 2014-07-28 2017-04-07 신에쯔 한도타이 가부시키가이샤 게르마늄 웨이퍼의 연마방법
US9633892B2 (en) 2008-03-26 2017-04-25 Semiconductor Energy Laboratory Co., Ltd Method for manufacturing SOI substrate in which crystal defects of a single crystal semiconductor layer are reduced and method for manufacturing semiconductor device
US9842763B2 (en) 2014-09-26 2017-12-12 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
JP2017224680A (ja) * 2016-06-14 2017-12-21 信越半導体株式会社 貼り合わせウェーハの製造方法
WO2017221546A1 (ja) * 2016-06-24 2017-12-28 富士電機株式会社 半導体装置の製造方法および半導体装置
KR20180016394A (ko) 2015-06-15 2018-02-14 신에쯔 한도타이 가부시키가이샤 Soi웨이퍼의 제조방법
JP2018530925A (ja) * 2015-09-18 2018-10-18 胡 兵HU, Bing 半導体基板本体及びその上の機能層を分離する方法
US10763127B2 (en) 2016-02-19 2020-09-01 Shin-Etsu Handotai Co., Ltd. Heat treatment method for semiconductor wafer
WO2021225101A1 (ja) 2020-05-08 2021-11-11 信越化学工業株式会社 圧電体複合基板およびその製造方法
JP2022513855A (ja) * 2018-12-18 2022-02-09 長江存儲科技有限責任公司 転写された相互接続層を有する3次元メモリデバイスおよびそれらを形成するための方法

Families Citing this family (1017)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2681472B1 (fr) * 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
US5719065A (en) 1993-10-01 1998-02-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device with removable spacers
FR2714524B1 (fr) * 1993-12-23 1996-01-26 Commissariat Energie Atomique Procede de realisation d'une structure en relief sur un support en materiau semiconducteur
FR2715503B1 (fr) * 1994-01-26 1996-04-05 Commissariat Energie Atomique Substrat pour composants intégrés comportant une couche mince et son procédé de réalisation.
FR2715502B1 (fr) * 1994-01-26 1996-04-05 Commissariat Energie Atomique Structure présentant des cavités et procédé de réalisation d'une telle structure.
FR2715501B1 (fr) * 1994-01-26 1996-04-05 Commissariat Energie Atomique Procédé de dépôt de lames semiconductrices sur un support.
JP3293736B2 (ja) 1996-02-28 2002-06-17 キヤノン株式会社 半導体基板の作製方法および貼り合わせ基体
US20030087503A1 (en) * 1994-03-10 2003-05-08 Canon Kabushiki Kaisha Process for production of semiconductor substrate
FR2725074B1 (fr) * 1994-09-22 1996-12-20 Commissariat Energie Atomique Procede de fabrication d'une structure comportant une couche mince semi-conductrice sur un substrat
EP0703608B1 (en) * 1994-09-23 1998-02-25 Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno - CoRiMMe Method for forming buried oxide layers within silicon wafers
FR2726935B1 (fr) * 1994-11-10 1996-12-13 Commissariat Energie Atomique Dispositif a memoire non-volatile electriquement effacable et procede de realisation d'un tel dispositif
KR970013008A (ko) * 1995-08-30 1997-03-29 윤덕용 Soi소자 제조장치 및 그를 이용한 soi소자의 제조방법
FR2738671B1 (fr) * 1995-09-13 1997-10-10 Commissariat Energie Atomique Procede de fabrication de films minces a materiau semiconducteur
FR2744285B1 (fr) * 1996-01-25 1998-03-06 Commissariat Energie Atomique Procede de transfert d'une couche mince d'un substrat initial sur un substrat final
TW374196B (en) * 1996-02-23 1999-11-11 Semiconductor Energy Lab Co Ltd Semiconductor thin film and method for manufacturing the same and semiconductor device and method for manufacturing the same
FR2746919B1 (fr) * 1996-03-28 1998-04-24 Commissariat Energie Atomique Capteur a jauge de contrainte utilisant l'effet piezoresistif et son procede de fabrication
EP0801427A3 (en) * 1996-04-11 1999-05-06 Matsushita Electric Industrial Co., Ltd. Field effect transistor, semiconductor storage device, method of manufacturing the same and method of driving semiconductor storage device
FR2747506B1 (fr) * 1996-04-11 1998-05-15 Commissariat Energie Atomique Procede d'obtention d'un film mince de materiau semiconducteur comprenant notamment des composants electroniques
FR2748851B1 (fr) * 1996-05-15 1998-08-07 Commissariat Energie Atomique Procede de realisation d'une couche mince de materiau semiconducteur
US5972780A (en) * 1996-08-22 1999-10-26 Nippon Telegraph Telephone Corporation Thin film forming apparatus and method
FR2752768B1 (fr) * 1996-08-27 2003-04-11 Commissariat Energie Atomique Procede d'obtention d'une plaquette de materiau semiconducteur de grandes dimensions et utilisation de la plaquette obtenue pour realiser des substrats du type semiconducteur sur isolant
US20050280155A1 (en) * 2004-06-21 2005-12-22 Sang-Yun Lee Semiconductor bonding and layer transfer method
US8018058B2 (en) * 2004-06-21 2011-09-13 Besang Inc. Semiconductor memory device
US8058142B2 (en) * 1996-11-04 2011-11-15 Besang Inc. Bonded semiconductor structure and method of making the same
FR2755537B1 (fr) * 1996-11-05 1999-03-05 Commissariat Energie Atomique Procede de fabrication d'un film mince sur un support et structure ainsi obtenue
SG54593A1 (en) * 1996-11-15 1998-11-16 Canon Kk Method of manufacturing semiconductor article
KR100232886B1 (ko) * 1996-11-23 1999-12-01 김영환 Soi 웨이퍼 제조방법
FR2756847B1 (fr) * 1996-12-09 1999-01-08 Commissariat Energie Atomique Procede de separation d'au moins deux elements d'une structure en contact entre eux par implantation ionique
FR2756973B1 (fr) * 1996-12-09 1999-01-08 Commissariat Energie Atomique Procede d'introduction d'une phase gazeuse dans une cavite fermee
US5789310A (en) * 1996-12-10 1998-08-04 Advanced Micro Devices, Inc. Method of forming shallow junctions by entrapment of interstitial atoms
FR2758907B1 (fr) * 1997-01-27 1999-05-07 Commissariat Energie Atomique Procede d'obtention d'un film mince, notamment semiconducteur, comportant une zone protegee des ions, et impliquant une etape d'implantation ionique
CA2232796C (en) * 1997-03-26 2002-01-22 Canon Kabushiki Kaisha Thin film forming process
SG71094A1 (en) * 1997-03-26 2000-03-21 Canon Kk Thin film formation using laser beam heating to separate layers
CA2233127C (en) 1997-03-27 2004-07-06 Canon Kabushiki Kaisha Method and apparatus for separating composite member using fluid
US6551857B2 (en) 1997-04-04 2003-04-22 Elm Technology Corporation Three dimensional structure integrated circuits
US5915167A (en) * 1997-04-04 1999-06-22 Elm Technology Corporation Three dimensional structure memory
US6291313B1 (en) 1997-05-12 2001-09-18 Silicon Genesis Corporation Method and device for controlled cleaving process
US6155909A (en) * 1997-05-12 2000-12-05 Silicon Genesis Corporation Controlled cleavage system using pressurized fluid
US8835282B2 (en) * 1997-05-12 2014-09-16 Silicon Genesis Corporation Controlled process and resulting device
US20070122997A1 (en) 1998-02-19 2007-05-31 Silicon Genesis Corporation Controlled process and resulting device
US6027988A (en) * 1997-05-28 2000-02-22 The Regents Of The University Of California Method of separating films from bulk substrates by plasma immersion ion implantation
US6150239A (en) * 1997-05-31 2000-11-21 Max Planck Society Method for the transfer of thin layers monocrystalline material onto a desirable substrate
US5877070A (en) * 1997-05-31 1999-03-02 Max-Planck Society Method for the transfer of thin layers of monocrystalline material to a desirable substrate
KR100400808B1 (ko) 1997-06-24 2003-10-08 매사츄세츠 인스티튜트 오브 테크놀러지 그레이드된 GeSi층 및 평탄화를 사용한 Si상의 Ge의 쓰레딩 전위 밀도 제어
US5949108A (en) * 1997-06-30 1999-09-07 Intel Corporation Semiconductor device with reduced capacitance
US6054369A (en) * 1997-06-30 2000-04-25 Intersil Corporation Lifetime control for semiconductor devices
DE69733471D1 (de) * 1997-07-03 2005-07-14 St Microelectronics Srl Verfahren zur Herstellung von Geräten in einem halbleitenden Substrat
US6548382B1 (en) 1997-07-18 2003-04-15 Silicon Genesis Corporation Gettering technique for wafers made using a controlled cleaving process
FR2766620B1 (fr) * 1997-07-22 2000-12-01 Commissariat Energie Atomique Realisation de microstructures ou de nanostructures sur un support
US6103599A (en) * 1997-07-25 2000-08-15 Silicon Genesis Corporation Planarizing technique for multilayered substrates
FR2767416B1 (fr) 1997-08-12 1999-10-01 Commissariat Energie Atomique Procede de fabrication d'un film mince de materiau solide
US5882987A (en) * 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films
US5920764A (en) * 1997-09-30 1999-07-06 International Business Machines Corporation Process for restoring rejected wafers in line for reuse as new
JP2998724B2 (ja) 1997-11-10 2000-01-11 日本電気株式会社 張り合わせsoi基板の製造方法
DE19750167B4 (de) * 1997-11-12 2006-08-31 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verfahren zur Herstellung integrierter Schaltkreise
US6686623B2 (en) 1997-11-18 2004-02-03 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile memory and electronic apparatus
US6232142B1 (en) 1997-12-09 2001-05-15 Seiko Epson Corporation Semiconductor device and method for making the same, electro-optical device using the same and method for making the electro-optical device, and electronic apparatus using the electro-optical device
FR2773261B1 (fr) * 1997-12-30 2000-01-28 Commissariat Energie Atomique Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions
JP4323577B2 (ja) 1997-12-26 2009-09-02 キヤノン株式会社 分離方法および半導体基板の製造方法
JP4075021B2 (ja) * 1997-12-26 2008-04-16 ソニー株式会社 半導体基板の製造方法および薄膜半導体部材の製造方法
SG87916A1 (en) 1997-12-26 2002-04-16 Canon Kk Sample separating apparatus and method, and substrate manufacturing method
US6071795A (en) * 1998-01-23 2000-06-06 The Regents Of The University Of California Separation of thin films from transparent substrates by selective optical processing
FR2774214B1 (fr) 1998-01-28 2002-02-08 Commissariat Energie Atomique PROCEDE DE REALISATION D'UNE STRUCTURE DE TYPE SEMI-CONDUCTEUR SUR ISOLANT ET EN PARTICULIER SiCOI
FR2774510B1 (fr) * 1998-02-02 2001-10-26 Soitec Silicon On Insulator Procede de traitement de substrats, notamment semi-conducteurs
FR2775121B1 (fr) * 1998-02-13 2000-05-05 Picogiga Sa Procede de fabrication de substrats en film mince de materiau semiconducteur, structures epitaxiales de materiau semiconducteur formees sur de tels substrats, et composants obtenus a partir de ces structures
US6120597A (en) * 1998-02-17 2000-09-19 The Trustees Of Columbia University In The City Of New York Crystal ion-slicing of single-crystal films
US6540827B1 (en) 1998-02-17 2003-04-01 Trustees Of Columbia University In The City Of New York Slicing of single-crystal films using ion implantation
US6274459B1 (en) * 1998-02-17 2001-08-14 Silicon Genesis Corporation Method for non mass selected ion implant profile control
US6083324A (en) * 1998-02-19 2000-07-04 Silicon Genesis Corporation Gettering technique for silicon-on-insulator wafers
US6365488B1 (en) * 1998-03-05 2002-04-02 Industrial Technology Research Institute Method of manufacturing SOI wafer with buried layer
US6540861B2 (en) 1998-04-01 2003-04-01 Canon Kabushiki Kaisha Member separating apparatus and processing apparatus
US5933750A (en) * 1998-04-03 1999-08-03 Motorola, Inc. Method of fabricating a semiconductor device with a thinned substrate
FR2777116A1 (fr) * 1998-04-03 1999-10-01 Picogiga Sa Structure a semiconducteurs de composant photovoltaique
US6180495B1 (en) 1998-04-03 2001-01-30 Motorola, Inc. Silicon carbide transistor and method therefor
US6221774B1 (en) * 1998-04-10 2001-04-24 Silicon Genesis Corporation Method for surface treatment of substrates
WO1999053528A2 (en) * 1998-04-10 1999-10-21 Silicon Genesis Corporation Surface treatment process and system
US7227176B2 (en) 1998-04-10 2007-06-05 Massachusetts Institute Of Technology Etch stop layer system
JP3456143B2 (ja) 1998-05-01 2003-10-14 信越半導体株式会社 積層材料および光機能素子
US5909627A (en) * 1998-05-18 1999-06-01 Philips Electronics North America Corporation Process for production of thin layers of semiconductor material
JP2000012864A (ja) 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
DE19840421C2 (de) * 1998-06-22 2000-05-31 Fraunhofer Ges Forschung Verfahren zur Fertigung von dünnen Substratschichten und eine dafür geeignete Substratanordnung
US6291326B1 (en) 1998-06-23 2001-09-18 Silicon Genesis Corporation Pre-semiconductor process implant and post-process film separation
US6054370A (en) * 1998-06-30 2000-04-25 Intel Corporation Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer
JP3395661B2 (ja) 1998-07-07 2003-04-14 信越半導体株式会社 Soiウエーハの製造方法
US20020089016A1 (en) 1998-07-10 2002-07-11 Jean-Pierre Joly Thin layer semi-conductor structure comprising a heat distribution layer
TW444266B (en) * 1998-07-23 2001-07-01 Canon Kk Semiconductor substrate and method of producing same
FR2781925B1 (fr) 1998-07-30 2001-11-23 Commissariat Energie Atomique Transfert selectif d'elements d'un support vers un autre support
EP0989593A3 (en) * 1998-09-25 2002-01-02 Canon Kabushiki Kaisha Substrate separating apparatus and method, and substrate manufacturing method
FR2784796B1 (fr) 1998-10-15 2001-11-23 Commissariat Energie Atomique Procede de realisation d'une couche de materiau enterree dans un autre materiau
FR2784795B1 (fr) 1998-10-16 2000-12-01 Commissariat Energie Atomique Structure comportant une couche mince de materiau composee de zones conductrices et de zones isolantes et procede de fabrication d'une telle structure
TW484184B (en) 1998-11-06 2002-04-21 Canon Kk Sample separating apparatus and method, and substrate manufacturing method
JP2000150836A (ja) 1998-11-06 2000-05-30 Canon Inc 試料の処理システム
US6672358B2 (en) * 1998-11-06 2004-01-06 Canon Kabushiki Kaisha Sample processing system
DE19936941B4 (de) * 1998-11-11 2008-11-06 Robert Bosch Gmbh Verfahren zur Herstellung dünner Schichten, insbesondere Dünnschichtsolarzellen, auf einem Trägersubstrat
FR2786564B1 (fr) * 1998-11-27 2001-04-13 Commissariat Energie Atomique Capteur de pression a membrane comportant du carbure de silicium et procede de fabrication
FR2786565B1 (fr) * 1998-11-27 2000-12-22 Commissariat Energie Atomique Structure micro-usinee a membrane deformable et son procede de realisation
US6331473B1 (en) 1998-12-29 2001-12-18 Seiko Epson Corporation SOI substrate, method for making the same, semiconductive device and liquid crystal panel using the same
US20040229443A1 (en) * 1998-12-31 2004-11-18 Bower Robert W. Structures, materials and methods for fabrication of nanostructures by transposed split of ion cut materials
US6346458B1 (en) * 1998-12-31 2002-02-12 Robert W. Bower Transposed split of ion cut materials
US20050124142A1 (en) * 1998-12-31 2005-06-09 Bower Robert W. Transposed split of ion cut materials
US6346459B1 (en) * 1999-02-05 2002-02-12 Silicon Wafer Technologies, Inc. Process for lift off and transfer of semiconductor devices onto an alien substrate
FR2789496B1 (fr) * 1999-02-10 2002-06-07 Commissariat Energie Atomique Dispositif emetteur et guide de lumiere, avec une region active de silicium contenant des centres radiatifs, et procede de fabrication d'un tel dispositif
US20040175901A1 (en) * 1999-02-10 2004-09-09 Commissariat A L'energie Atomique Method for forming an optical silicon layer on a support and use of said method in the production of optical components
US6255195B1 (en) 1999-02-22 2001-07-03 Intersil Corporation Method for forming a bonded substrate containing a planar intrinsic gettering zone and substrate formed by said method
WO2000063965A1 (en) * 1999-04-21 2000-10-26 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6355541B1 (en) 1999-04-21 2002-03-12 Lockheed Martin Energy Research Corporation Method for transfer of thin-film of silicon carbide via implantation and wafer bonding
US6171965B1 (en) * 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6287941B1 (en) * 1999-04-21 2001-09-11 Silicon Genesis Corporation Surface finishing of SOI substrates using an EPI process
US6204151B1 (en) * 1999-04-21 2001-03-20 Silicon Genesis Corporation Smoothing method for cleaved films made using thermal treatment
US6881644B2 (en) * 1999-04-21 2005-04-19 Silicon Genesis Corporation Smoothing method for cleaved films made using a release layer
AU6046600A (en) * 1999-05-06 2000-11-21 Trustees Of Boston University Reflective layer buried in silicon and method of fabrication
US6387829B1 (en) 1999-06-18 2002-05-14 Silicon Wafer Technologies, Inc. Separation process for silicon-on-insulator wafer fabrication
US6458723B1 (en) 1999-06-24 2002-10-01 Silicon Genesis Corporation High temperature implant apparatus
FR2795866B1 (fr) 1999-06-30 2001-08-17 Commissariat Energie Atomique Procede de realisation d'une membrane mince et structure a membrane ainsi obtenue
FR2795865B1 (fr) * 1999-06-30 2001-08-17 Commissariat Energie Atomique Procede de realisation d'un film mince utilisant une mise sous pression
TW478169B (en) 1999-07-16 2002-03-01 Seiko Epson Corp Electro optical device and the projection display device using the same
US6323108B1 (en) 1999-07-27 2001-11-27 The United States Of America As Represented By The Secretary Of The Navy Fabrication ultra-thin bonded semiconductor layers
US6221740B1 (en) 1999-08-10 2001-04-24 Silicon Genesis Corporation Substrate cleaving tool and method
US6263941B1 (en) 1999-08-10 2001-07-24 Silicon Genesis Corporation Nozzle for cleaving substrates
EP1939932A1 (en) * 1999-08-10 2008-07-02 Silicon Genesis Corporation A substrate comprising a stressed silicon germanium cleave layer
US6500732B1 (en) 1999-08-10 2002-12-31 Silicon Genesis Corporation Cleaving process to fabricate multilayered substrates using low implantation doses
FR2797713B1 (fr) 1999-08-20 2002-08-02 Soitec Silicon On Insulator Procede de traitement de substrats pour la microelectronique et substrats obtenus par ce procede
FR2797714B1 (fr) * 1999-08-20 2001-10-26 Soitec Silicon On Insulator Procede de traitement de substrats pour la microelectronique et substrats obtenus par ce procede
FR2798224B1 (fr) * 1999-09-08 2003-08-29 Commissariat Energie Atomique Realisation d'un collage electriquement conducteur entre deux elements semi-conducteurs.
DE19943101C2 (de) * 1999-09-09 2002-06-20 Wacker Siltronic Halbleitermat Verfahren zur Herstellung einer gebondeten Halbleiterscheibe
US6653209B1 (en) 1999-09-30 2003-11-25 Canon Kabushiki Kaisha Method of producing silicon thin film, method of constructing SOI substrate and semiconductor device
US6368938B1 (en) 1999-10-05 2002-04-09 Silicon Wafer Technologies, Inc. Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate
FR2802340B1 (fr) * 1999-12-13 2003-09-05 Commissariat Energie Atomique Structure comportant des cellules photovoltaiques et procede de realisation
JP2001189288A (ja) * 1999-12-20 2001-07-10 Ind Technol Res Inst イオン注入利用の基板ダイシング法
US6291858B1 (en) * 2000-01-03 2001-09-18 International Business Machines Corporation Multistack 3-dimensional high density semiconductor device and method for fabrication
US6352909B1 (en) 2000-01-06 2002-03-05 Silicon Wafer Technologies, Inc. Process for lift-off of a layer from a substrate
US6544862B1 (en) * 2000-01-14 2003-04-08 Silicon Genesis Corporation Particle distribution method and resulting structure for a layer transfer process
US6518644B2 (en) 2000-01-20 2003-02-11 Amberwave Systems Corporation Low threading dislocation density relaxed mismatched epilayers without high temperature growth
US6602613B1 (en) 2000-01-20 2003-08-05 Amberwave Systems Corporation Heterointegration of materials using deposition and bonding
US6750130B1 (en) 2000-01-20 2004-06-15 Amberwave Systems Corporation Heterointegration of materials using deposition and bonding
US6344417B1 (en) 2000-02-18 2002-02-05 Silicon Wafer Technologies Method for micro-mechanical structures
US6326285B1 (en) 2000-02-24 2001-12-04 International Business Machines Corporation Simultaneous multiple silicon on insulator (SOI) wafer production
TW452866B (en) * 2000-02-25 2001-09-01 Lee Tien Hsi Manufacturing method of thin film on a substrate
US7229891B2 (en) * 2000-03-06 2007-06-12 John Howard Coleman Fabrication method for silicon-on defect layer in field-effect and bipolar transistor devices
JP2001274368A (ja) * 2000-03-27 2001-10-05 Shin Etsu Handotai Co Ltd 貼り合わせウエーハの製造方法およびこの方法で製造された貼り合わせウエーハ
WO2001073831A1 (fr) * 2000-03-29 2001-10-04 Shin-Etsu Handotai Co., Ltd. Procede d'obtention de tranches de silicium ou de soi et tranches ainsi obtenues
KR100742790B1 (ko) * 2000-04-14 2007-07-25 에스. 오. 이. 떼끄 씰리꽁 오 냉쉴라또흐 떼끄놀로지 특히 반도체 재료(들)로 제조된 기판 또는 잉곳에서 적어도 하나의 박층을 절단하는 방법 및 장치
WO2001082384A1 (de) * 2000-04-26 2001-11-01 Osram Opto Semiconductors Gmbh Strahlungsmittierendes halbleiterbauelement und herstellungsverfahren
DE10051465A1 (de) 2000-10-17 2002-05-02 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung eines Halbleiterbauelements auf GaN-Basis
EP1277241B1 (de) * 2000-04-26 2017-12-13 OSRAM Opto Semiconductors GmbH Lumineszenzdiodenchip auf der basis von gan
US6573160B2 (en) * 2000-05-26 2003-06-03 Motorola, Inc. Method of recrystallizing an amorphous region of a semiconductor
FR2809534B1 (fr) * 2000-05-26 2005-01-14 Commissariat Energie Atomique Dispositif semiconducteur a injection electronique verticale et son procede de fabrication
TWI292227B (en) * 2000-05-26 2008-01-01 Osram Opto Semiconductors Gmbh Light-emitting-dioed-chip with a light-emitting-epitaxy-layer-series based on gan
FR2809867B1 (fr) * 2000-05-30 2003-10-24 Commissariat Energie Atomique Substrat fragilise et procede de fabrication d'un tel substrat
US6303469B1 (en) * 2000-06-07 2001-10-16 Micron Technology, Inc. Thin microelectronic substrates and methods of manufacture
US6635552B1 (en) 2000-06-12 2003-10-21 Micron Technology, Inc. Methods of forming semiconductor constructions
FR2810448B1 (fr) * 2000-06-16 2003-09-19 Soitec Silicon On Insulator Procede de fabrication de substrats et substrats obtenus par ce procede
JP3580227B2 (ja) * 2000-06-21 2004-10-20 三菱住友シリコン株式会社 複合基板の分離方法及び分離装置
AU2001269477A1 (en) * 2000-07-06 2002-01-21 Asahi Kasei Kabushiki Kaisha Molecule detecting sensor
FR2811807B1 (fr) * 2000-07-12 2003-07-04 Commissariat Energie Atomique Procede de decoupage d'un bloc de materiau et de formation d'un film mince
DE60125952T2 (de) 2000-08-16 2007-08-02 Massachusetts Institute Of Technology, Cambridge Verfahren für die herstellung eines halbleiterartikels mittels graduellem epitaktischen wachsen
US6534819B2 (en) 2000-08-30 2003-03-18 Cornell Research Foundation, Inc. Dense backplane cell for configurable logic
US6429070B1 (en) 2000-08-30 2002-08-06 Micron Technology, Inc. DRAM cell constructions, and methods of forming DRAM cells
JP2002110949A (ja) 2000-09-28 2002-04-12 Canon Inc Soiの熱処理方法及び製造方法
US6660606B2 (en) 2000-09-29 2003-12-09 Canon Kabushiki Kaisha Semiconductor-on-insulator annealing method
US6475072B1 (en) * 2000-09-29 2002-11-05 International Business Machines Corporation Method of wafer smoothing for bonding using chemo-mechanical polishing (CMP)
JP2002110688A (ja) 2000-09-29 2002-04-12 Canon Inc Soiの熱処理方法及び製造方法
JP2002124652A (ja) * 2000-10-16 2002-04-26 Seiko Epson Corp 半導体基板の製造方法、半導体基板、電気光学装置並びに電子機器
FR2817395B1 (fr) * 2000-11-27 2003-10-31 Soitec Silicon On Insulator Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede
FR2894990B1 (fr) * 2005-12-21 2008-02-22 Soitec Silicon On Insulator Procede de fabrication de substrats, notamment pour l'optique,l'electronique ou l'optoelectronique et substrat obtenu selon ledit procede
FR2840731B3 (fr) 2002-06-11 2004-07-30 Soitec Silicon On Insulator Procede de fabrication d'un substrat comportant une couche utile en materiau semi-conducteur monocristallin de proprietes ameliorees
US8507361B2 (en) 2000-11-27 2013-08-13 Soitec Fabrication of substrates with a useful layer of monocrystalline semiconductor material
US7407869B2 (en) * 2000-11-27 2008-08-05 S.O.I.Tec Silicon On Insulator Technologies Method for manufacturing a free-standing substrate made of monocrystalline semiconductor material
US20020100942A1 (en) * 2000-12-04 2002-08-01 Fitzgerald Eugene A. CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US6649480B2 (en) 2000-12-04 2003-11-18 Amberwave Systems Corporation Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US7094667B1 (en) 2000-12-28 2006-08-22 Bower Robert W Smooth thin film layers produced by low temperature hydrogen ion cut
US6774010B2 (en) 2001-01-25 2004-08-10 International Business Machines Corporation Transferable device-containing layer for silicon-on-insulator applications
DE10107405A1 (de) * 2001-02-14 2002-09-12 Rainer Schork Direktprozessierbare Halbleiterfolie
US6448152B1 (en) * 2001-02-20 2002-09-10 Silicon Genesis Corporation Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer
US6706608B2 (en) * 2001-02-28 2004-03-16 Micron Technology, Inc. Memory cell capacitors having an over/under configuration
US6699770B2 (en) * 2001-03-01 2004-03-02 John Tarje Torvik Method of making a hybride substrate having a thin silicon carbide membrane layer
US6830976B2 (en) 2001-03-02 2004-12-14 Amberwave Systems Corproation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6724008B2 (en) 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6723661B2 (en) 2001-03-02 2004-04-20 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6703688B1 (en) 2001-03-02 2004-03-09 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6613652B2 (en) * 2001-03-14 2003-09-02 Chartered Semiconductor Manufacturing Ltd. Method for fabricating SOI devices with option of incorporating air-gap feature for better insulation and performance
WO2002082514A1 (en) 2001-04-04 2002-10-17 Massachusetts Institute Of Technology A method for semiconductor device fabrication
FR2823373B1 (fr) * 2001-04-10 2005-02-04 Soitec Silicon On Insulator Dispositif de coupe de couche d'un substrat, et procede associe
TWI256076B (en) * 2001-04-11 2006-06-01 Memc Electronic Materials Control of thermal donor formation in high resistivity CZ silicon
FR2823599B1 (fr) 2001-04-13 2004-12-17 Commissariat Energie Atomique Substrat demomtable a tenue mecanique controlee et procede de realisation
US7019339B2 (en) * 2001-04-17 2006-03-28 California Institute Of Technology Method of using a germanium layer transfer to Si for photovoltaic applications and heterostructure made thereby
US7238622B2 (en) * 2001-04-17 2007-07-03 California Institute Of Technology Wafer bonded virtual substrate and method for forming the same
US20050026432A1 (en) * 2001-04-17 2005-02-03 Atwater Harry A. Wafer bonded epitaxial templates for silicon heterostructures
US7045878B2 (en) * 2001-05-18 2006-05-16 Reveo, Inc. Selectively bonded thin film layer and substrate layer for processing of useful devices
US6956268B2 (en) * 2001-05-18 2005-10-18 Reveo, Inc. MEMS and method of manufacturing MEMS
KR100456526B1 (ko) * 2001-05-22 2004-11-09 삼성전자주식회사 식각저지막을 갖는 에스오아이 기판, 그 제조방법, 그위에 제작된 에스오아이 집적회로 및 그것을 사용하여에스오아이 집적회로를 제조하는 방법
JP2002353423A (ja) * 2001-05-25 2002-12-06 Canon Inc 板部材の分離装置及び処理方法
JP2002353082A (ja) 2001-05-28 2002-12-06 Shin Etsu Handotai Co Ltd 貼り合わせウェーハの製造方法
US6759282B2 (en) 2001-06-12 2004-07-06 International Business Machines Corporation Method and structure for buried circuits and devices
DE10131249A1 (de) * 2001-06-28 2002-05-23 Wacker Siltronic Halbleitermat Verfahren zur Herstellung eines Films oder einer Schicht aus halbleitendem Material
US6717213B2 (en) * 2001-06-29 2004-04-06 Intel Corporation Creation of high mobility channels in thin-body SOI devices
US7883628B2 (en) * 2001-07-04 2011-02-08 S.O.I.Tec Silicon On Insulator Technologies Method of reducing the surface roughness of a semiconductor wafer
FR2827078B1 (fr) * 2001-07-04 2005-02-04 Soitec Silicon On Insulator Procede de diminution de rugosite de surface
US7749910B2 (en) * 2001-07-04 2010-07-06 S.O.I.Tec Silicon On Insulator Technologies Method of reducing the surface roughness of a semiconductor wafer
GB2377409A (en) * 2001-07-13 2003-01-15 Dek Int Gmbh Screen printing alignment and inspection apparatus having at least two workpiece imaging units
FR2827423B1 (fr) * 2001-07-16 2005-05-20 Soitec Silicon On Insulator Procede d'amelioration d'etat de surface
FR2828428B1 (fr) * 2001-08-07 2003-10-17 Soitec Silicon On Insulator Dispositif de decollement de substrats et procede associe
FR2828762B1 (fr) * 2001-08-14 2003-12-05 Soitec Silicon On Insulator Procede d'obtention d'une couche mince d'un materiau semi-conducteur supportant au moins un composant et/ou circuit electronique
US6566158B2 (en) * 2001-08-17 2003-05-20 Rosemount Aerospace Inc. Method of preparing a semiconductor using ion implantation in a SiC layer
US6806171B1 (en) 2001-08-24 2004-10-19 Silicon Wafer Technologies, Inc. Method of producing a thin layer of crystalline material
US6696352B1 (en) 2001-09-11 2004-02-24 Silicon Wafer Technologies, Inc. Method of manufacture of a multi-layered substrate with a thin single crystalline layer and a versatile sacrificial layer
US6875671B2 (en) * 2001-09-12 2005-04-05 Reveo, Inc. Method of fabricating vertical integrated circuits
US7163826B2 (en) * 2001-09-12 2007-01-16 Reveo, Inc Method of fabricating multi layer devices on buried oxide layer substrates
US7033910B2 (en) * 2001-09-12 2006-04-25 Reveo, Inc. Method of fabricating multi layer MEMS and microfluidic devices
US6831292B2 (en) 2001-09-21 2004-12-14 Amberwave Systems Corporation Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
WO2003028106A2 (en) 2001-09-24 2003-04-03 Amberwave Systems Corporation Rf circuits including transistors having strained material layers
JP2003095798A (ja) * 2001-09-27 2003-04-03 Hoya Corp 単結晶基板の製造方法
US6555451B1 (en) 2001-09-28 2003-04-29 The United States Of America As Represented By The Secretary Of The Navy Method for making shallow diffusion junctions in semiconductors using elemental doping
FR2830372B1 (fr) * 2001-09-28 2008-08-22 Procede de caracterisation d'une etape d'implantation dans un substrat de materiau
FR2830983B1 (fr) 2001-10-11 2004-05-14 Commissariat Energie Atomique Procede de fabrication de couches minces contenant des microcomposants
US6632694B2 (en) 2001-10-17 2003-10-14 Astralux, Inc. Double heterojunction light emitting diodes and laser diodes having quantum dot silicon light emitters
US6593212B1 (en) 2001-10-29 2003-07-15 The United States Of America As Represented By The Secretary Of The Navy Method for making electro-optical devices using a hydrogenion splitting technique
US7501303B2 (en) * 2001-11-05 2009-03-10 The Trustees Of Boston University Reflective layer buried in silicon and method of fabrication
FR2834381B1 (fr) 2002-01-03 2004-02-27 Soitec Silicon On Insulator Dispositif de coupe de couche d'un substrat, et procede associe
FR2834820B1 (fr) * 2002-01-16 2005-03-18 Procede de clivage de couches d'une tranche de materiau
US6562127B1 (en) 2002-01-16 2003-05-13 The United States Of America As Represented By The Secretary Of The Navy Method of making mosaic array of thin semiconductor material of large substrates
FR2835095B1 (fr) * 2002-01-22 2005-03-18 Procede de preparation d'ensembles a semi-conducteurs separables, notamment pour former des substrats pour l'electronique, l'optoelectrique et l'optique
JP2003249641A (ja) * 2002-02-22 2003-09-05 Sharp Corp 半導体基板、その製造方法及び半導体装置
US20050013996A1 (en) * 2002-03-08 2005-01-20 Hatfield Stephen F. Hot melt pressure sensitive adhesives for disposable articles
AU2003222003A1 (en) 2002-03-14 2003-09-29 Amberwave Systems Corporation Methods for fabricating strained layers on semiconductor substrates
US6607969B1 (en) 2002-03-18 2003-08-19 The United States Of America As Represented By The Secretary Of The Navy Method for making pyroelectric, electro-optical and decoupling capacitors using thin film transfer and hydrogen ion splitting techniques
US6767749B2 (en) 2002-04-22 2004-07-27 The United States Of America As Represented By The Secretary Of The Navy Method for making piezoelectric resonator and surface acoustic wave device using hydrogen implant layer splitting
FR2839199B1 (fr) 2002-04-30 2005-06-24 Soitec Silicon On Insulator Procede de fabrication de substrats avec detachement d'un support temporaire, et substrat associe
FR2839385B1 (fr) * 2002-05-02 2004-07-23 Soitec Silicon On Insulator Procede de decollement de couches de materiau
FR2874455B1 (fr) * 2004-08-19 2008-02-08 Soitec Silicon On Insulator Traitement thermique avant collage de deux plaquettes
JP2003345267A (ja) * 2002-05-30 2003-12-03 Canon Inc 表示装置及びその製造方法
US7459025B2 (en) * 2002-06-03 2008-12-02 Tien-Hsi Lee Methods for transferring a layer onto a substrate
US7074623B2 (en) 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US7335545B2 (en) 2002-06-07 2008-02-26 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US6995430B2 (en) 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US7307273B2 (en) 2002-06-07 2007-12-11 Amberwave Systems Corporation Control of strain in device layers by selective relaxation
US7615829B2 (en) 2002-06-07 2009-11-10 Amberwave Systems Corporation Elevated source and drain elements for strained-channel heterojuntion field-effect transistors
US20030227057A1 (en) 2002-06-07 2003-12-11 Lochtefeld Anthony J. Strained-semiconductor-on-insulator device structures
AU2003247513A1 (en) 2002-06-10 2003-12-22 Amberwave Systems Corporation Growing source and drain elements by selecive epitaxy
US6862795B2 (en) * 2002-06-17 2005-03-08 Vty Holding Oy Method of manufacturing of a monolithic silicon acceleration sensor
US6982474B2 (en) 2002-06-25 2006-01-03 Amberwave Systems Corporation Reacted conductive gate electrodes
US7157119B2 (en) * 2002-06-25 2007-01-02 Ppg Industries Ohio, Inc. Method and compositions for applying multiple overlying organic pigmented decorations on ceramic substrates
US6953736B2 (en) * 2002-07-09 2005-10-11 S.O.I.Tec Silicon On Insulator Technologies S.A. Process for transferring a layer of strained semiconductor material
US6995075B1 (en) * 2002-07-12 2006-02-07 Silicon Wafer Technologies Process for forming a fragile layer inside of a single crystalline substrate
FR2842646B1 (fr) * 2002-07-17 2005-06-24 Soitec Silicon On Insulator Procede d'augmentation de l'aire d'une couche utile de materiau reportee sur un support
FR2842650B1 (fr) 2002-07-17 2005-09-02 Soitec Silicon On Insulator Procede de fabrication de substrats notamment pour l'optique, l'electronique ou l'opto-electronique
FR2842649B1 (fr) * 2002-07-17 2005-06-24 Soitec Silicon On Insulator Procede d'augmentation de l'aire d'une couche utile de materiau reportee sur un support
JP4708185B2 (ja) * 2002-07-17 2011-06-22 エス.オー.アイ.テック、シリコン、オン、インシュレター、テクノロジーズ 特に光学、電子工学、または光電子工学における基板を製造する方法
FR2842647B1 (fr) * 2002-07-17 2004-09-17 Soitec Silicon On Insulator Procede de transfert de couche
WO2004015764A2 (en) * 2002-08-08 2004-02-19 Leedy Glenn J Vertical system integration
US6979630B2 (en) * 2002-08-08 2005-12-27 Isonics Corporation Method and apparatus for transferring a thin layer of semiconductor material
WO2004019391A2 (en) 2002-08-23 2004-03-04 Amberwave Systems Corporation Semiconductor heterostructures having reduced dislocation pile-ups and related methods
US7608927B2 (en) * 2002-08-29 2009-10-27 Micron Technology, Inc. Localized biasing for silicon on insulator structures
US7594967B2 (en) 2002-08-30 2009-09-29 Amberwave Systems Corporation Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy
US20040043193A1 (en) * 2002-08-30 2004-03-04 Yih-Fang Chen Friction material with friction modifying layer
FR2844099B1 (fr) * 2002-09-03 2005-09-02 Commissariat Energie Atomique Dispositif semiconducteur de puissance quasi-vertical sur substrat composite
TWI242796B (en) * 2002-09-04 2005-11-01 Canon Kk Substrate and manufacturing method therefor
JP2004103600A (ja) * 2002-09-04 2004-04-02 Canon Inc 基板及びその製造方法
JP2004103855A (ja) * 2002-09-10 2004-04-02 Canon Inc 基板及びその製造方法
JP2004103946A (ja) * 2002-09-11 2004-04-02 Canon Inc 基板及びその製造方法
KR100473855B1 (ko) * 2002-09-12 2005-03-10 주식회사 실트론 에스오아이 웨이퍼의 제조 방법
US6793830B2 (en) * 2002-09-27 2004-09-21 Medtronic, Inc. Method for forming a microstructure from a monocrystalline substrate
US8187377B2 (en) 2002-10-04 2012-05-29 Silicon Genesis Corporation Non-contact etch annealing of strained layers
AU2003282664A1 (en) 2002-10-04 2004-05-04 Silicon Genesis Corporation Method for treating semiconductor material
US6927422B2 (en) * 2002-10-17 2005-08-09 Astralux, Inc. Double heterojunction light emitting diodes and laser diodes having quantum dot silicon light emitters
US6821342B2 (en) * 2002-10-23 2004-11-23 Medtronic, Inc. Method for forming suspended microstructures
US7176108B2 (en) 2002-11-07 2007-02-13 Soitec Silicon On Insulator Method of detaching a thin film at moderate temperature after co-implantation
FR2847075B1 (fr) * 2002-11-07 2005-02-18 Commissariat Energie Atomique Procede de formation d'une zone fragile dans un substrat par co-implantation
FR2848336B1 (fr) * 2002-12-09 2005-10-28 Commissariat Energie Atomique Procede de realisation d'une structure contrainte destinee a etre dissociee
US7187162B2 (en) * 2002-12-16 2007-03-06 S.O.I.Tec Silicon On Insulator Technologies S.A. Tools and methods for disuniting semiconductor wafers
US20100133695A1 (en) * 2003-01-12 2010-06-03 Sang-Yun Lee Electronic circuit with embedded memory
US7799675B2 (en) * 2003-06-24 2010-09-21 Sang-Yun Lee Bonded semiconductor structure and method of fabricating the same
RU2217842C1 (ru) * 2003-01-14 2003-11-27 Институт физики полупроводников - Объединенного института физики полупроводников СО РАН Способ изготовления структуры кремний-на-изоляторе
FR2850390B1 (fr) * 2003-01-24 2006-07-14 Soitec Silicon On Insulator Procede d'elimination d'une zone peripherique de colle lors de la fabrication d'un substrat composite
EP2337062A3 (en) 2003-01-27 2016-05-04 Taiwan Semiconductor Manufacturing Company, Limited Method for making semiconductor structures with structural homogeneity
US7176528B2 (en) * 2003-02-18 2007-02-13 Corning Incorporated Glass-based SOI structures
US7399681B2 (en) * 2003-02-18 2008-07-15 Corning Incorporated Glass-based SOI structures
US7235920B2 (en) 2003-02-24 2007-06-26 Osram Opto Semiconductors Gmbh Display device and method of its manufacture
FR2851846A1 (fr) * 2003-02-28 2004-09-03 Canon Kk Systeme de liaison et procede de fabrication d'un substrat semi-conducteur
US6911379B2 (en) * 2003-03-05 2005-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming strained silicon on insulator substrate
KR100728173B1 (ko) 2003-03-07 2007-06-13 앰버웨이브 시스템즈 코포레이션 쉘로우 트렌치 분리법
US6949451B2 (en) * 2003-03-10 2005-09-27 Taiwan Semiconductor Manufacturing Company, Ltd. SOI chip with recess-resistant buried insulator and method of manufacturing the same
JP4509488B2 (ja) 2003-04-02 2010-07-21 株式会社Sumco 貼り合わせ基板の製造方法
US6902962B2 (en) * 2003-04-04 2005-06-07 Taiwan Semiconductor Manufacturing Company, Ltd. Silicon-on-insulator chip with multiple crystal orientations
AU2003224143A1 (en) * 2003-04-10 2004-11-01 S.O.I.Tec Silicon On Insulator Technologies Method of producing a hybrid device and hybrid device
US6831302B2 (en) 2003-04-15 2004-12-14 Luminus Devices, Inc. Light emitting devices with improved extraction efficiency
FR2854493B1 (fr) * 2003-04-29 2005-08-19 Soitec Silicon On Insulator Traitement par brossage d'une plaquette semiconductrice avant collage
US7235461B2 (en) * 2003-04-29 2007-06-26 S.O.I.Tec Silicon On Insulator Technologies Method for bonding semiconductor structures together
JP2004335642A (ja) 2003-05-06 2004-11-25 Canon Inc 基板およびその製造方法
US6864149B2 (en) * 2003-05-09 2005-03-08 Taiwan Semiconductor Manufacturing Company SOI chip with mesa isolation and recess resistant regions
JP4239676B2 (ja) 2003-05-15 2009-03-18 信越半導体株式会社 Soiウェーハおよびその製造方法
EP1482548B1 (en) 2003-05-26 2016-04-13 Soitec A method of manufacturing a wafer
US7261777B2 (en) 2003-06-06 2007-08-28 S.O.I.Tec Silicon On Insulator Technologies Method for fabricating an epitaxial substrate
DE10326578B4 (de) * 2003-06-12 2006-01-19 Siltronic Ag Verfahren zur Herstellung einer SOI-Scheibe
US8071438B2 (en) * 2003-06-24 2011-12-06 Besang Inc. Semiconductor circuit
FR2856844B1 (fr) 2003-06-24 2006-02-17 Commissariat Energie Atomique Circuit integre sur puce de hautes performances
TWI240434B (en) * 2003-06-24 2005-09-21 Osram Opto Semiconductors Gmbh Method to produce semiconductor-chips
US20100190334A1 (en) * 2003-06-24 2010-07-29 Sang-Yun Lee Three-dimensional semiconductor structure and method of manufacturing the same
JP2005026472A (ja) * 2003-07-02 2005-01-27 Sharp Corp 半導体装置の製造方法
FR2857953B1 (fr) 2003-07-21 2006-01-13 Commissariat Energie Atomique Structure empilee, et procede pour la fabriquer
FR2857983B1 (fr) * 2003-07-24 2005-09-02 Soitec Silicon On Insulator Procede de fabrication d'une couche epitaxiee
US7538010B2 (en) * 2003-07-24 2009-05-26 S.O.I.Tec Silicon On Insulator Technologies Method of fabricating an epitaxially grown layer
FR2858715B1 (fr) 2003-08-04 2005-12-30 Soitec Silicon On Insulator Procede de detachement de couche de semiconducteur
JP2005064188A (ja) * 2003-08-11 2005-03-10 Sumitomo Electric Ind Ltd 基板の回収方法および再生方法、ならびに半導体ウエハの製造方法
FR2858875B1 (fr) * 2003-08-12 2006-02-10 Soitec Silicon On Insulator Procede de realisation de couches minces de materiau semi-conducteur a partir d'une plaquette donneuse
CN100345247C (zh) * 2003-08-28 2007-10-24 中国科学院半导体研究所 一种氢致解耦合的异质外延用柔性衬底
FR2859312B1 (fr) * 2003-09-02 2006-02-17 Soitec Silicon On Insulator Scellement metallique multifonction
FR2861497B1 (fr) 2003-10-28 2006-02-10 Soitec Silicon On Insulator Procede de transfert catastrophique d'une couche fine apres co-implantation
FR2861853B1 (fr) * 2003-10-30 2006-02-24 Soitec Silicon On Insulator Substrat avec adaptation d'indice
US6902965B2 (en) * 2003-10-31 2005-06-07 Taiwan Semiconductor Manufacturing Company, Ltd. Strained silicon structure
US20050116290A1 (en) * 2003-12-02 2005-06-02 De Souza Joel P. Planar substrate with selected semiconductor crystal orientations formed by localized amorphization and recrystallization of stacked template layers
AU2003296844A1 (en) 2003-12-03 2005-06-24 S.O.I.Tec Silicon On Insulator Technologies Process for improving the surface roughness of a semiconductor wafer
US7772087B2 (en) 2003-12-19 2010-08-10 Commissariat A L'energie Atomique Method of catastrophic transfer of a thin film after co-implantation
FR2864336B1 (fr) * 2003-12-23 2006-04-28 Commissariat Energie Atomique Procede de scellement de deux plaques avec formation d'un contact ohmique entre celles-ci
CN100342486C (zh) * 2003-12-24 2007-10-10 联合晶圆公司 一种在基板上转移制作薄膜的方法
US6992025B2 (en) * 2004-01-12 2006-01-31 Sharp Laboratories Of America, Inc. Strained silicon on insulator from film transfer and relaxation by hydrogen implantation
WO2005093807A1 (en) * 2004-03-01 2005-10-06 S.O.I.Tec Silicon On Insulator Technologies Oxidation process of a sige layer and applications thereof
FR2867310B1 (fr) * 2004-03-05 2006-05-26 Soitec Silicon On Insulator Technique d'amelioration de la qualite d'une couche mince prelevee
US7282449B2 (en) * 2004-03-05 2007-10-16 S.O.I.Tec Silicon On Insulator Technologies Thermal treatment of a semiconductor layer
FR2867307B1 (fr) * 2004-03-05 2006-05-26 Soitec Silicon On Insulator Traitement thermique apres detachement smart-cut
JP4219838B2 (ja) * 2004-03-24 2009-02-04 シャープ株式会社 半導体基板の製造方法、並びに半導体装置の製造方法
US7202141B2 (en) * 2004-03-29 2007-04-10 J.P. Sercel Associates, Inc. Method of separating layers of material
US7390724B2 (en) * 2004-04-12 2008-06-24 Silicon Genesis Corporation Method and system for lattice space engineering
US20080211061A1 (en) * 2004-04-21 2008-09-04 California Institute Of Technology Method For the Fabrication of GaAs/Si and Related Wafer Bonded Virtual Substrates
DE102004021113B4 (de) 2004-04-29 2006-04-20 Siltronic Ag SOI-Scheibe und Verfahren zu ihrer Herstellung
FR2870043B1 (fr) * 2004-05-07 2006-11-24 Commissariat Energie Atomique Fabrication de zones actives de natures differentes directement sur isolant et application au transistor mos a simple ou double grille
JP2005347301A (ja) * 2004-05-31 2005-12-15 Canon Inc 基板の作製方法
JP4730581B2 (ja) * 2004-06-17 2011-07-20 信越半導体株式会社 貼り合わせウェーハの製造方法
US6893936B1 (en) * 2004-06-29 2005-05-17 International Business Machines Corporation Method of Forming strained SI/SIGE on insulator with silicon germanium buffer
FR2872627B1 (fr) * 2004-06-30 2006-08-18 Commissariat Energie Atomique Assemblage par adhesion moleculaire de deux substrats
US7094666B2 (en) * 2004-07-29 2006-08-22 Silicon Genesis Corporation Method and system for fabricating strained layers for the manufacture of integrated circuits
US20060021565A1 (en) * 2004-07-30 2006-02-02 Aonex Technologies, Inc. GaInP / GaAs / Si triple junction solar cell enabled by wafer bonding and layer transfer
CN100527416C (zh) * 2004-08-18 2009-08-12 康宁股份有限公司 应变绝缘体上半导体结构以及应变绝缘体上半导体结构的制造方法
FR2874454B1 (fr) * 2004-08-19 2006-11-24 Commissariat Energie Atomique Element en couches minces et procede de fabrication associe
US7238567B2 (en) * 2004-08-23 2007-07-03 Texas Instruments Incorporated System and method for integrating low schottky barrier metal source/drain
DE102004041378B4 (de) * 2004-08-26 2010-07-08 Siltronic Ag Halbleiterscheibe mit Schichtstruktur mit geringem Warp und Bow sowie Verfahren zu ihrer Herstellung
CN100474529C (zh) * 2004-09-16 2009-04-01 S.O.I.泰克绝缘体硅技术公司 制造二氧化硅层的方法
CN101036222A (zh) * 2004-09-21 2007-09-12 S.O.I.Tec绝缘体上硅技术公司 通过实施共注入获得薄层的方法和随后的注入
US7202124B2 (en) * 2004-10-01 2007-04-10 Massachusetts Institute Of Technology Strained gettering layers for semiconductor processes
US7846759B2 (en) * 2004-10-21 2010-12-07 Aonex Technologies, Inc. Multi-junction solar cells and methods of making same using layer transfer and bonding techniques
GB0423599D0 (en) * 2004-10-23 2004-11-24 Univ Belfast Electro-optical device
DE102004054564B4 (de) * 2004-11-11 2008-11-27 Siltronic Ag Halbleitersubstrat und Verfahren zu dessen Herstellung
US7402465B2 (en) * 2004-11-11 2008-07-22 Samsung Electronics Co., Ltd. Method of fabricating single-crystal silicon film and method of fabricating TFT adopting the same
US7148124B1 (en) 2004-11-18 2006-12-12 Alexander Yuri Usenko Method for forming a fragile layer inside of a single crystalline substrate preferably for making silicon-on-insulator wafers
EP1659623B1 (en) * 2004-11-19 2008-04-16 S.O.I. Tec Silicon on Insulator Technologies S.A. Method for fabricating a germanium on insulator (GeOI) type wafer
US7402520B2 (en) * 2004-11-26 2008-07-22 Applied Materials, Inc. Edge removal of silicon-on-insulator transfer wafer
US7393733B2 (en) 2004-12-01 2008-07-01 Amberwave Systems Corporation Methods of forming hybrid fin field-effect transistor structures
US20060113603A1 (en) * 2004-12-01 2006-06-01 Amberwave Systems Corporation Hybrid semiconductor-on-insulator structures and related methods
KR100634528B1 (ko) * 2004-12-03 2006-10-16 삼성전자주식회사 단결정 실리콘 필름의 제조방법
DE102004062290A1 (de) * 2004-12-23 2006-07-06 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung eines Halbleiterchips
DE102004062356A1 (de) * 2004-12-23 2006-07-13 Siltronic Ag Halbleiterscheibe mit einer Halbleiterschicht und einer darunter liegenden elektrisch isolierenden Schicht sowie Verfahren zu deren Herstellung
JP2008526010A (ja) * 2004-12-28 2008-07-17 エス. オー. アイ. テック シリコン オン インシュレーター テクノロジーズ 低いホール密度を有する薄層を得るための方法
DE102005000826A1 (de) * 2005-01-05 2006-07-20 Siltronic Ag Halbleiterscheibe mit Silicium-Germanium-Schicht und Verfahren zu deren Herstellung
US7344957B2 (en) * 2005-01-19 2008-03-18 Texas Instruments Incorporated SOI wafer with cooling channels and a method of manufacture thereof
US7282425B2 (en) * 2005-01-31 2007-10-16 International Business Machines Corporation Structure and method of integrating compound and elemental semiconductors for high-performance CMOS
US10374120B2 (en) * 2005-02-18 2019-08-06 Koninklijke Philips N.V. High efficiency solar cells utilizing wafer bonding and layer transfer to integrate non-lattice matched materials
CN101124657B (zh) * 2005-02-28 2010-04-14 信越半导体股份有限公司 贴合晶圆的制造方法及贴合晶圆
US8455978B2 (en) 2010-05-27 2013-06-04 Sang-Yun Lee Semiconductor circuit structure and method of making the same
US8367524B2 (en) * 2005-03-29 2013-02-05 Sang-Yun Lee Three-dimensional integrated circuit structure
US20110143506A1 (en) * 2009-12-10 2011-06-16 Sang-Yun Lee Method for fabricating a semiconductor memory device
WO2006113442A2 (en) * 2005-04-13 2006-10-26 The Regents Of The University Of California Wafer separation technique for the fabrication of free-standing (al, in, ga)n wafers
FR2884647B1 (fr) * 2005-04-15 2008-02-22 Soitec Silicon On Insulator Traitement de plaques de semi-conducteurs
US20060234474A1 (en) 2005-04-15 2006-10-19 The Regents Of The University Of California Method of transferring a thin crystalline semiconductor layer
US7271069B2 (en) * 2005-04-21 2007-09-18 Freescale Semiconductor, Inc. Semiconductor device having a plurality of different layers and method therefor
US7205202B2 (en) * 2005-04-21 2007-04-17 Freescale Semiconductor, Inc. Semiconductor device and method for regional stress control
US8101498B2 (en) * 2005-04-21 2012-01-24 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
US20060240275A1 (en) * 2005-04-25 2006-10-26 Gadkaree Kishor P Flexible display substrates
US7400042B2 (en) * 2005-05-03 2008-07-15 Rosemount Aerospace Inc. Substrate with adhesive bonding metallization with diffusion barrier
US20070013014A1 (en) * 2005-05-03 2007-01-18 Shuwen Guo High temperature resistant solid state pressure sensor
US7628309B1 (en) * 2005-05-03 2009-12-08 Rosemount Aerospace Inc. Transient liquid phase eutectic bonding
US7538401B2 (en) 2005-05-03 2009-05-26 Rosemount Aerospace Inc. Transducer for use in harsh environments
US20060270190A1 (en) * 2005-05-25 2006-11-30 The Regents Of The University Of California Method of transferring a thin crystalline semiconductor layer
US7560789B2 (en) * 2005-05-27 2009-07-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7605055B2 (en) * 2005-06-02 2009-10-20 S.O.I.Tec Silicon On Insulator Technologies Wafer with diamond layer
US7358164B2 (en) * 2005-06-16 2008-04-15 International Business Machines Corporation Crystal imprinting methods for fabricating substrates with thin active silicon layers
US7473985B2 (en) * 2005-06-16 2009-01-06 International Business Machines Corporation Hybrid oriented substrates and crystal imprinting methods for forming such hybrid oriented substrates
US7262112B2 (en) * 2005-06-27 2007-08-28 The Regents Of The University Of California Method for producing dislocation-free strained crystalline films
US7754008B2 (en) * 2005-07-19 2010-07-13 The Regents Of The University Of California Method of forming dislocation-free strained thin films
EP1909309A4 (en) * 2005-07-22 2010-10-20 Sumco Corp METHOD OF MANUFACTURING A SIMOX WAFER AND SIMOX WAFER MANUFACTURED ACCORDING TO SUCH A METHOD
US7635637B2 (en) * 2005-07-25 2009-12-22 Fairchild Semiconductor Corporation Semiconductor structures formed on substrates and methods of manufacturing the same
US20080311686A1 (en) * 2005-08-03 2008-12-18 California Institute Of Technology Method of Forming Semiconductor Layers on Handle Substrates
US8795926B2 (en) 2005-08-11 2014-08-05 Intelligent Energy Limited Pump assembly for a fuel cell system
FR2889887B1 (fr) * 2005-08-16 2007-11-09 Commissariat Energie Atomique Procede de report d'une couche mince sur un support
US7268051B2 (en) * 2005-08-26 2007-09-11 Corning Incorporated Semiconductor on glass insulator with deposited barrier layer
DE102005052358A1 (de) * 2005-09-01 2007-03-15 Osram Opto Semiconductors Gmbh Verfahren zum lateralen Zertrennen eines Halbleiterwafers und optoelektronisches Bauelement
DE102005052357A1 (de) * 2005-09-01 2007-03-15 Osram Opto Semiconductors Gmbh Verfahren zum lateralen Zertrennen eines Halbleiterwafers und optoelektronisches Bauelement
FR2891281B1 (fr) 2005-09-28 2007-12-28 Commissariat Energie Atomique Procede de fabrication d'un element en couches minces.
US7638410B2 (en) * 2005-10-03 2009-12-29 Los Alamos National Security, Llc Method of transferring strained semiconductor structure
US7153761B1 (en) 2005-10-03 2006-12-26 Los Alamos National Security, Llc Method of transferring a thin crystalline semiconductor layer
DE102006025673B9 (de) 2005-10-28 2010-12-16 Infineon Technologies Ag Rechenwerk zum Reduzieren einer Eingabe-Zahl bezüglich eines Moduls
US7535089B2 (en) * 2005-11-01 2009-05-19 Massachusetts Institute Of Technology Monolithically integrated light emitting devices
DE102005054218B4 (de) * 2005-11-14 2011-06-09 Infineon Technologies Ag Verfahren zum Herstellen eines Halbleiterelements und Halbleiterelement
DE102005054219B4 (de) 2005-11-14 2011-06-22 Infineon Technologies AG, 81669 Verfahren zum Herstellen eines Feldeffekttransistors und Feldeffekttransistor
FR2893446B1 (fr) * 2005-11-16 2008-02-15 Soitec Silicon Insulator Techn TRAITEMENT DE COUCHE DE SiGe POUR GRAVURE SELECTIVE
US7691730B2 (en) * 2005-11-22 2010-04-06 Corning Incorporated Large area semiconductor on glass insulator
JP2007149723A (ja) * 2005-11-24 2007-06-14 Sumco Corp 貼り合わせウェーハの製造方法
US20070252223A1 (en) * 2005-12-05 2007-11-01 Massachusetts Institute Of Technology Insulated gate devices and method of making same
EP1798764A1 (en) * 2005-12-14 2007-06-20 STMicroelectronics S.r.l. Process for manufacturing wafers usable in the semiconductor industry
US7456080B2 (en) * 2005-12-19 2008-11-25 Corning Incorporated Semiconductor on glass insulator made using improved ion implantation process
JP2007173354A (ja) 2005-12-20 2007-07-05 Shin Etsu Chem Co Ltd Soi基板およびsoi基板の製造方法
FR2895563B1 (fr) * 2005-12-22 2008-04-04 Soitec Silicon On Insulator Procede de simplification d'une sequence de finition et structure obtenue par le procede
DE102006007293B4 (de) * 2006-01-31 2023-04-06 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Verfahren zum Herstellen eines Quasi-Substratwafers und ein unter Verwendung eines solchen Quasi-Substratwafers hergestellter Halbleiterkörper
JP5064692B2 (ja) 2006-02-09 2012-10-31 信越化学工業株式会社 Soi基板の製造方法
JP5064695B2 (ja) 2006-02-16 2012-10-31 信越化学工業株式会社 Soi基板の製造方法
DE502007001732D1 (de) * 2006-02-28 2009-11-26 Q Cells Ag Solarzellenmarkierverfahren und solarzelle
FR2898431B1 (fr) * 2006-03-13 2008-07-25 Soitec Silicon On Insulator Procede de fabrication de film mince
US7863157B2 (en) * 2006-03-17 2011-01-04 Silicon Genesis Corporation Method and structure for fabricating solar cells using a layer transfer process
FR2899378B1 (fr) 2006-03-29 2008-06-27 Commissariat Energie Atomique Procede de detachement d'un film mince par fusion de precipites
JP2009532918A (ja) * 2006-04-05 2009-09-10 シリコン ジェネシス コーポレーション レイヤトランスファプロセスを使用する太陽電池の製造方法および構造
US7635635B2 (en) * 2006-04-06 2009-12-22 Fairchild Semiconductor Corporation Method for bonding a semiconductor substrate to a metal substrate
US20070243703A1 (en) * 2006-04-14 2007-10-18 Aonex Technololgies, Inc. Processes and structures for epitaxial growth on laminate substrates
US20080012087A1 (en) * 2006-04-19 2008-01-17 Henri Dautet Bonded wafer avalanche photodiode and method for manufacturing same
EP1863100A1 (en) * 2006-05-30 2007-12-05 INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM vzw (IMEC) Method for the production of thin substrates
US7659178B2 (en) * 2006-04-21 2010-02-09 International Business Machines Corporation Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering and methods for fabricating such device structures and for fabricating a semiconductor-on-insulator substrate
US20070249098A1 (en) * 2006-04-21 2007-10-25 Raymond Charles Cady Bonding plate mechanism for use in anodic bonding
US7984408B2 (en) * 2006-04-21 2011-07-19 International Business Machines Corporation Structures incorporating semiconductor device structures with reduced junction capacitance and drain induced barrier lowering
DE102006061167A1 (de) * 2006-04-25 2007-12-20 Osram Opto Semiconductors Gmbh Optoelektronisches Halbleiterbauelement
TW200802544A (en) * 2006-04-25 2008-01-01 Osram Opto Semiconductors Gmbh Composite substrate and method for making the same
KR101340002B1 (ko) * 2006-04-27 2013-12-11 신에쯔 한도타이 가부시키가이샤 Soi웨이퍼의 제조방법
FR2900400B1 (fr) 2006-04-28 2008-11-07 Tronic S Microsystems Sa Procede collectif de fabrication de membranes et de cavites de faible volume et de haute precision
US20070264796A1 (en) * 2006-05-12 2007-11-15 Stocker Mark A Method for forming a semiconductor on insulator structure
US20070277875A1 (en) * 2006-05-31 2007-12-06 Kishor Purushottam Gadkaree Thin film photovoltaic structure
US20070277874A1 (en) * 2006-05-31 2007-12-06 David Francis Dawson-Elli Thin film photovoltaic structure
FR2902233B1 (fr) * 2006-06-09 2008-10-17 Soitec Silicon On Insulator Procede de limitation de diffusion en mode lacunaire dans une heterostructure
DE602007000665D1 (de) * 2006-06-12 2009-04-23 St Microelectronics Sa Verfahren zur Herstellung von auf Si1-yGey basierenden Zonen mit unterschiedlichen Ge-Gehalten auf ein und demselben Substrat mittels Kondensation von Germanium
FR2902234B1 (fr) * 2006-06-12 2008-10-10 Commissariat Energie Atomique PROCEDE DE REALISATION DE ZONES A BASE DE Si1-yGey DE DIFFERENTES TENEURS EN Ge SUR UN MEME SUBSTRAT PAR CONDENSATION DE GERMANIUM
FR2902926B1 (fr) * 2006-06-22 2008-10-24 Commissariat Energie Atomique Procede et dispositif de suivi d'un traitement thermique d'un substrat microtechnologique.
US8063397B2 (en) * 2006-06-28 2011-11-22 Massachusetts Institute Of Technology Semiconductor light-emitting structure and graded-composition substrate providing yellow-green light emission
EP1901345A1 (en) * 2006-08-30 2008-03-19 Siltronic AG Multilayered semiconductor wafer and process for manufacturing the same
US20080057678A1 (en) * 2006-08-31 2008-03-06 Kishor Purushottam Gadkaree Semiconductor on glass insulator made using improved hydrogen reduction process
JP2008066500A (ja) * 2006-09-07 2008-03-21 Sumco Corp 貼り合わせウェーハおよびその製造方法
US8293619B2 (en) 2008-08-28 2012-10-23 Silicon Genesis Corporation Layer transfer of films utilizing controlled propagation
US7811900B2 (en) 2006-09-08 2010-10-12 Silicon Genesis Corporation Method and structure for fabricating solar cells using a thick layer transfer process
FR2905801B1 (fr) * 2006-09-12 2008-12-05 Soitec Silicon On Insulator Procede de transfert d'une couche a haute temperature
WO2008121159A2 (en) * 2006-10-19 2008-10-09 Los Alamos National Security Llc Active terahertz metamaterial devices
JP5284576B2 (ja) 2006-11-10 2013-09-11 信越化学工業株式会社 半導体基板の製造方法
JP5249511B2 (ja) 2006-11-22 2013-07-31 信越化学工業株式会社 Soq基板およびsoq基板の製造方法
FR2910179B1 (fr) 2006-12-19 2009-03-13 Commissariat Energie Atomique PROCEDE DE FABRICATION DE COUCHES MINCES DE GaN PAR IMPLANTATION ET RECYCLAGE D'UN SUBSTRAT DE DEPART
JP4820801B2 (ja) * 2006-12-26 2011-11-24 株式会社Sumco 貼り合わせウェーハの製造方法
FR2911431B1 (fr) * 2007-01-16 2009-05-15 Soitec Silicon On Insulator Procede de fabrication de structures soi a couche isolante d'epaisseur controlee
US20080188011A1 (en) * 2007-01-26 2008-08-07 Silicon Genesis Corporation Apparatus and method of temperature conrol during cleaving processes of thick film materials
US7682761B2 (en) * 2007-02-20 2010-03-23 Sharp Laboratories Of America, Inc. Method of fabricating a grayscale mask using a wafer bonding process
TW200837965A (en) * 2007-03-05 2008-09-16 Univ Nat Taiwan Photodetector
US7755113B2 (en) * 2007-03-16 2010-07-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, semiconductor display device, and manufacturing method of semiconductor device
WO2008123117A1 (en) * 2007-03-26 2008-10-16 Semiconductor Energy Laboratory Co., Ltd. Soi substrate and method for manufacturing soi substrate
US7875881B2 (en) * 2007-04-03 2011-01-25 Semiconductor Energy Laboratory Co., Ltd. Memory device and semiconductor device
CN101281912B (zh) 2007-04-03 2013-01-23 株式会社半导体能源研究所 Soi衬底及其制造方法以及半导体装置
JP5220335B2 (ja) 2007-04-11 2013-06-26 信越化学工業株式会社 Soi基板の製造方法
JP2008263087A (ja) 2007-04-12 2008-10-30 Shin Etsu Chem Co Ltd Soi基板の製造方法
KR101440930B1 (ko) * 2007-04-20 2014-09-15 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Soi 기판의 제작방법
US7619283B2 (en) * 2007-04-20 2009-11-17 Corning Incorporated Methods of fabricating glass-based substrates and apparatus employing same
US7732301B1 (en) 2007-04-20 2010-06-08 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
EP1986230A2 (en) * 2007-04-25 2008-10-29 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing SOI substrate and method of manufacturing semiconductor device
JP5348916B2 (ja) * 2007-04-25 2013-11-20 株式会社半導体エネルギー研究所 半導体装置
FR2915625B1 (fr) 2007-04-27 2009-10-02 Soitec Silicon On Insulator Procede de transfert d'une couche epitaxiale
US7635617B2 (en) * 2007-04-27 2009-12-22 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor substrate and manufacturing method of semiconductor device
JP5350655B2 (ja) * 2007-04-27 2013-11-27 株式会社半導体エネルギー研究所 半導体装置
JP5289805B2 (ja) * 2007-05-10 2013-09-11 株式会社半導体エネルギー研究所 半導体装置製造用基板の作製方法
KR101443580B1 (ko) * 2007-05-11 2014-10-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Soi구조를 갖는 기판
US7867805B2 (en) * 2007-05-13 2011-01-11 International Business Machines Corporation Structure replication through ultra thin layer transfer
US7833886B2 (en) * 2007-05-14 2010-11-16 Infineon Technologies Ag Method of producing a semiconductor element in a substrate
US9059247B2 (en) * 2007-05-18 2015-06-16 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
EP1993127B1 (en) * 2007-05-18 2013-04-24 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate
KR101400699B1 (ko) * 2007-05-18 2014-05-29 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 기판 및 반도체 장치 및 그 제조 방법
EP1993126B1 (en) * 2007-05-18 2011-09-21 Semiconductor Energy Laboratory Co., Ltd. Manufacturing methods of semiconductor substrate
US8513678B2 (en) 2007-05-18 2013-08-20 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device
US8803781B2 (en) * 2007-05-18 2014-08-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device
TWI335046B (en) * 2007-05-25 2010-12-21 Univ Nat Taiwan Flexible electronic device and process for the same
US8389099B1 (en) 2007-06-01 2013-03-05 Rubicon Technology, Inc. Asymmetrical wafer configurations and method for creating the same
TWI360232B (en) * 2007-06-12 2012-03-11 Univ Nat Taiwan Method for manufacturing photodetector
US7875532B2 (en) * 2007-06-15 2011-01-25 Semiconductor Energy Laboratory Co., Ltd. Substrate for manufacturing semiconductor device and manufacturing method thereof
US8348720B1 (en) 2007-06-19 2013-01-08 Rubicon Technology, Inc. Ultra-flat, high throughput wafer lapping process
US7781306B2 (en) * 2007-06-20 2010-08-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor substrate and method for manufacturing the same
US7763502B2 (en) * 2007-06-22 2010-07-27 Semiconductor Energy Laboratory Co., Ltd Semiconductor substrate, method for manufacturing semiconductor substrate, semiconductor device, and electronic device
KR101484296B1 (ko) 2007-06-26 2015-01-19 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 기판의 제작방법
US8354674B2 (en) 2007-06-29 2013-01-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device wherein a property of a first semiconductor layer is different from a property of a second semiconductor layer
EP2009687B1 (en) * 2007-06-29 2016-08-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing an SOI substrate and method of manufacturing a semiconductor device
US20090004426A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Suppression of Oxygen Precipitation in Heavily Doped Single Crystal Silicon Substrates
US20090004764A1 (en) * 2007-06-29 2009-01-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
US20090004458A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Diffusion Control in Heavily Doped Substrates
FR2918793B1 (fr) 2007-07-11 2009-10-09 Commissariat Energie Atomique Procede de fabrication d'un substrat semiconducteur-sur- isolant pour la microelectronique et l'optoelectronique.
US8049253B2 (en) * 2007-07-11 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20100193900A1 (en) * 2007-07-13 2010-08-05 National University Corporation Tohoku University Soi substrate and semiconductor device using an soi substrate
US7790563B2 (en) * 2007-07-13 2010-09-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic device and method for manufacturing semiconductor device
JP5486781B2 (ja) * 2007-07-19 2014-05-07 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5442224B2 (ja) * 2007-07-23 2014-03-12 株式会社半導体エネルギー研究所 Soi基板の製造方法
US20090278233A1 (en) * 2007-07-26 2009-11-12 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
US20090032873A1 (en) * 2007-07-30 2009-02-05 Jeffrey Scott Cites Ultra thin single crystalline semiconductor TFT and process for making same
FR2919960B1 (fr) 2007-08-08 2010-05-21 Soitec Silicon On Insulator Procede et installation pour la fracture d'un substrat composite selon un plan de fragilisation
US20090061593A1 (en) * 2007-08-28 2009-03-05 Kishor Purushottam Gadkaree Semiconductor Wafer Re-Use in an Exfoliation Process Using Heat Treatment
JP2009076890A (ja) * 2007-08-31 2009-04-09 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法、半導体装置、及び電子機器
US20090068784A1 (en) * 2007-09-10 2009-03-12 Seoung Hyun Kim Method for Manufacturing of the Image Sensor
US8314009B2 (en) * 2007-09-14 2012-11-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
US8101500B2 (en) 2007-09-27 2012-01-24 Fairchild Semiconductor Corporation Semiconductor device with (110)-oriented silicon
KR101499175B1 (ko) * 2007-10-04 2015-03-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 기판의 제조방법
US8128749B2 (en) * 2007-10-04 2012-03-06 International Business Machines Corporation Fabrication of SOI with gettering layer
US8455331B2 (en) * 2007-10-10 2013-06-04 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
JP5527956B2 (ja) * 2007-10-10 2014-06-25 株式会社半導体エネルギー研究所 半導体基板の製造方法
US8101501B2 (en) * 2007-10-10 2012-01-24 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
JP5511173B2 (ja) * 2007-10-10 2014-06-04 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5522917B2 (ja) * 2007-10-10 2014-06-18 株式会社半導体エネルギー研究所 Soi基板の製造方法
JP5490393B2 (ja) * 2007-10-10 2014-05-14 株式会社半導体エネルギー研究所 半導体基板の製造方法
US8236668B2 (en) * 2007-10-10 2012-08-07 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
FR2922359B1 (fr) * 2007-10-12 2009-12-18 Commissariat Energie Atomique Procede de fabrication d'une structure micro-electronique impliquant un collage moleculaire
US7955950B2 (en) * 2007-10-18 2011-06-07 International Business Machines Corporation Semiconductor-on-insulator substrate with a diffusion barrier
TWI493609B (zh) * 2007-10-23 2015-07-21 Semiconductor Energy Lab 半導體基板、顯示面板及顯示裝置的製造方法
FR2922681A1 (fr) 2007-10-23 2009-04-24 Soitec Silicon On Insulator Procede de detachement d'un substrat.
JP2009105315A (ja) 2007-10-25 2009-05-14 Shin Etsu Chem Co Ltd 半導体基板の製造方法
US7851318B2 (en) * 2007-11-01 2010-12-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor substrate and method for manufacturing the same, and method for manufacturing semiconductor device
WO2009057669A1 (en) * 2007-11-01 2009-05-07 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing photoelectric conversion device
JP5688203B2 (ja) * 2007-11-01 2015-03-25 株式会社半導体エネルギー研究所 半導体基板の作製方法
JP5548351B2 (ja) * 2007-11-01 2014-07-16 株式会社半導体エネルギー研究所 半導体装置の作製方法
US20090124038A1 (en) * 2007-11-14 2009-05-14 Mark Ewing Tuttle Imager device, camera, and method of manufacturing a back side illuminated imager
JP5515079B2 (ja) * 2007-11-27 2014-06-11 学校法人上智学院 Iii族窒化物構造体およびiii族窒化物構造体の製造方法
US7863169B2 (en) * 2007-11-30 2011-01-04 International Business Machines Corporation Lithography for printing constant line width features
JP5464843B2 (ja) * 2007-12-03 2014-04-09 株式会社半導体エネルギー研究所 Soi基板の作製方法
CN101999162A (zh) * 2007-12-14 2011-03-30 纳米系统公司 形成衬底元件的方法
FR2925221B1 (fr) 2007-12-17 2010-02-19 Commissariat Energie Atomique Procede de transfert d'une couche mince
FR2925748B1 (fr) * 2007-12-21 2010-01-29 Commissariat Energie Atomique Support de stockage de donnees et procede associe
JP5459900B2 (ja) * 2007-12-25 2014-04-02 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5074523B2 (ja) * 2007-12-28 2012-11-14 シャープ株式会社 半導体装置及びその製造方法
US7927092B2 (en) 2007-12-31 2011-04-19 Corning Incorporated Apparatus for forming a slurry polishing pad
EP2077576A1 (en) * 2008-01-04 2009-07-08 S.O.I.Tec Silicon on Insulator Technologies Process for preparing cleaned substrates suitable for epitaxial growth
US20090181492A1 (en) * 2008-01-11 2009-07-16 Peter Nunan Nano-cleave a thin-film of silicon for solar cell fabrication
US20090179160A1 (en) * 2008-01-16 2009-07-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor substrate manufacturing apparatus
WO2009092926A1 (fr) * 2008-01-21 2009-07-30 Michel Roche Procédé et appareillages associés, destiné à la fabrication de substrats semiconducteurs, poly ou monocristallins minces
JP5503876B2 (ja) * 2008-01-24 2014-05-28 株式会社半導体エネルギー研究所 半導体基板の製造方法
US20090194152A1 (en) * 2008-02-04 2009-08-06 National Taiwan University Thin-film solar cell having hetero-junction of semiconductor and method for fabricating the same
US8563352B2 (en) * 2008-02-05 2013-10-22 Gtat Corporation Creation and translation of low-relief texture for a photovoltaic cell
US8481845B2 (en) * 2008-02-05 2013-07-09 Gtat Corporation Method to form a photovoltaic cell comprising a thin lamina
US8129613B2 (en) * 2008-02-05 2012-03-06 Twin Creeks Technologies, Inc. Photovoltaic cell comprising a thin lamina having low base resistivity and method of making
EP2088633A3 (en) * 2008-02-05 2011-03-23 Twin Creeks Technologies, Inc. Method to form a photovoltaic cell comprising a thin lamina
US7820527B2 (en) * 2008-02-20 2010-10-26 Varian Semiconductor Equipment Associates, Inc. Cleave initiation using varying ion implant dose
US20090212397A1 (en) * 2008-02-22 2009-08-27 Mark Ewing Tuttle Ultrathin integrated circuit and method of manufacturing an ultrathin integrated circuit
DE102008019268A1 (de) * 2008-02-29 2009-09-03 Osram Opto Semiconductors Gmbh Optoelektronisches Bauelement und Verfahren zur Herstellung eines optoelektronischen Bauelements
US8329260B2 (en) * 2008-03-11 2012-12-11 Varian Semiconductor Equipment Associates, Inc. Cooled cleaving implant
EP2269226A1 (en) 2008-03-13 2011-01-05 S.O.I.Tec Silicon on Insulator Technologies Substrate having a charged zone in an insulating buried layer
US8003483B2 (en) 2008-03-18 2011-08-23 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
FR2930072B1 (fr) * 2008-04-15 2010-08-20 Commissariat Energie Atomique Procede de transfert d'une couche mince par echange protonique.
US7939389B2 (en) * 2008-04-18 2011-05-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8278802B1 (en) 2008-04-24 2012-10-02 Rf Micro Devices, Inc. Planarized sacrificial layer for MEMS fabrication
JP5496540B2 (ja) * 2008-04-24 2014-05-21 株式会社半導体エネルギー研究所 半導体基板の作製方法
US7947523B2 (en) * 2008-04-25 2011-05-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing photoelectric conversion device
US7687786B2 (en) * 2008-05-16 2010-03-30 Twin Creeks Technologies, Inc. Ion implanter for noncircular wafers
FR2931585B1 (fr) * 2008-05-26 2010-09-03 Commissariat Energie Atomique Traitement de surface par plasma d'azote dans un procede de collage direct
US8049104B2 (en) * 2009-09-30 2011-11-01 Twin Creek Technologies, Inc. Intermetal stack for use in a photovoltaic cell
US8501522B2 (en) 2008-05-30 2013-08-06 Gtat Corporation Intermetal stack for use in a photovoltaic cell
JP2009295695A (ja) * 2008-06-03 2009-12-17 Sumco Corp 半導体薄膜付基板およびその製造方法
US7956415B2 (en) 2008-06-05 2011-06-07 International Business Machines Corporation SOI transistor having a carrier recombination structure in a body
US7951656B2 (en) * 2008-06-06 2011-05-31 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US8088672B2 (en) * 2008-06-20 2012-01-03 Tien-Hsi Lee Producing a transferred layer by implanting ions through a sacrificial layer and an etching stop layer
US8207590B2 (en) * 2008-07-03 2012-06-26 Samsung Electronics Co., Ltd. Image sensor, substrate for the same, image sensing device including the image sensor, and associated methods
JP5700617B2 (ja) 2008-07-08 2015-04-15 株式会社半導体エネルギー研究所 Soi基板の作製方法
KR100882991B1 (ko) * 2008-08-06 2009-02-12 주식회사 동부하이텍 후면 수광 이미지센서의 제조방법
US8338209B2 (en) * 2008-08-10 2012-12-25 Twin Creeks Technologies, Inc. Photovoltaic cell comprising a thin lamina having a rear junction and method of making
US20100031995A1 (en) * 2008-08-10 2010-02-11 Twin Creeks Technologies, Inc. Photovoltaic module comprising thin laminae configured to mitigate efficiency loss due to shunt formation
US20100032010A1 (en) * 2008-08-10 2010-02-11 Twin Creeks Technologies, Inc. Method to mitigate shunt formation in a photovoltaic cell comprising a thin lamina
US7902091B2 (en) * 2008-08-13 2011-03-08 Varian Semiconductor Equipment Associates, Inc. Cleaving of substrates
US20100044670A1 (en) * 2008-08-19 2010-02-25 Peiching Ling Semiconductor device structures having single-crystalline switching device on conducting lines and methods thereof
EP2157602A1 (en) 2008-08-20 2010-02-24 Max-Planck-Gesellschaft zur Förderung der Wissenschaften e.V. A method of manufacturing a plurality of fabrication wafers
US20100044827A1 (en) * 2008-08-22 2010-02-25 Kinik Company Method for making a substrate structure comprising a film and substrate structure made by same method
US8330126B2 (en) 2008-08-25 2012-12-11 Silicon Genesis Corporation Race track configuration and method for wafering silicon solar substrates
EP2324488B1 (en) * 2008-08-27 2013-02-13 Soitec Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters
US8624357B2 (en) * 2008-08-28 2014-01-07 The Regents Of The University Of California Composite semiconductor substrates for thin-film device layer transfer
US8039877B2 (en) * 2008-09-09 2011-10-18 Fairchild Semiconductor Corporation (110)-oriented p-channel trench MOSFET having high-K gate dielectric
US8367520B2 (en) * 2008-09-22 2013-02-05 Soitec Methods and structures for altering strain in III-nitride materials
JP2012514316A (ja) * 2008-09-24 2012-06-21 エス・オー・アイ・テック・シリコン・オン・インシュレーター・テクノロジーズ 半導体材料、半導体構造、デバイスおよびそれらを含む加工された基板の緩和した層を形成する方法
US20100081251A1 (en) * 2008-09-29 2010-04-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
US8741740B2 (en) * 2008-10-02 2014-06-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8377804B2 (en) * 2008-10-02 2013-02-19 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor substrate and semiconductor device
US8871610B2 (en) * 2008-10-02 2014-10-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8637383B2 (en) 2010-12-23 2014-01-28 Soitec Strain relaxation using metal materials and related structures
EP2345060B1 (en) 2008-10-30 2013-12-04 Soitec Methods of forming layers of semiconductor material having reduced lattice strain and engineered substrates including same
US8679942B2 (en) 2008-11-26 2014-03-25 Soitec Strain engineered composite semiconductor substrates and methods of forming same
SG162675A1 (en) * 2008-12-15 2010-07-29 Semiconductor Energy Lab Manufacturing method of soi substrate and manufacturing method of semiconductor device
US8151852B2 (en) * 2009-06-30 2012-04-10 Twin Creeks Technologies, Inc. Bonding apparatus and method
US8278167B2 (en) * 2008-12-18 2012-10-02 Micron Technology, Inc. Method and structure for integrating capacitor-less memory cell with logic
JP2010177662A (ja) * 2009-01-05 2010-08-12 Semiconductor Energy Lab Co Ltd Soi基板の作製方法及び半導体装置の作製方法
US20100176482A1 (en) 2009-01-12 2010-07-15 International Business Machine Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation
US20100176495A1 (en) 2009-01-12 2010-07-15 International Business Machines Corporation Low cost fabrication of double box back gate silicon-on-insulator wafers
US20100187568A1 (en) * 2009-01-28 2010-07-29 S.O.I.Tec Silicon On Insulator Technologies, S.A. Epitaxial methods and structures for forming semiconductor materials
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
FR2942073B1 (fr) * 2009-02-10 2011-04-29 Soitec Silicon On Insulator Procede de realisation d'une couche de cavites
US20100216295A1 (en) * 2009-02-24 2010-08-26 Alex Usenko Semiconductor on insulator made using improved defect healing process
US8198172B2 (en) 2009-02-25 2012-06-12 Micron Technology, Inc. Methods of forming integrated circuits using donor and acceptor substrates
US20100224238A1 (en) * 2009-03-06 2010-09-09 Twin Creeks Technologies, Inc. Photovoltaic cell comprising an mis-type tunnel diode
US8178396B2 (en) 2009-03-11 2012-05-15 Micron Technology, Inc. Methods for forming three-dimensional memory devices, and related structures
US20100229928A1 (en) * 2009-03-12 2010-09-16 Twin Creeks Technologies, Inc. Back-contact photovoltaic cell comprising a thin lamina having a superstrate receiver element
US8921686B2 (en) 2009-03-12 2014-12-30 Gtat Corporation Back-contact photovoltaic cell comprising a thin lamina having a superstrate receiver element
JP5356872B2 (ja) 2009-03-18 2013-12-04 パナソニック株式会社 個体撮像装置の製造方法
US8048773B2 (en) * 2009-03-24 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8227763B2 (en) * 2009-03-25 2012-07-24 Twin Creeks Technologies, Inc. Isolation circuit for transmitting AC power to a high-voltage region
US9509313B2 (en) 2009-04-14 2016-11-29 Monolithic 3D Inc. 3D semiconductor device
US8405420B2 (en) 2009-04-14 2013-03-26 Monolithic 3D Inc. System comprising a semiconductor device and structure
US9577642B2 (en) 2009-04-14 2017-02-21 Monolithic 3D Inc. Method to form a 3D semiconductor device
US8058137B1 (en) 2009-04-14 2011-11-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8669778B1 (en) 2009-04-14 2014-03-11 Monolithic 3D Inc. Method for design and manufacturing of a 3D semiconductor device
US8395191B2 (en) 2009-10-12 2013-03-12 Monolithic 3D Inc. Semiconductor device and structure
US8427200B2 (en) 2009-04-14 2013-04-23 Monolithic 3D Inc. 3D semiconductor device
US8384426B2 (en) 2009-04-14 2013-02-26 Monolithic 3D Inc. Semiconductor device and structure
US8362800B2 (en) 2010-10-13 2013-01-29 Monolithic 3D Inc. 3D semiconductor device including field repairable logics
US8378715B2 (en) 2009-04-14 2013-02-19 Monolithic 3D Inc. Method to construct systems
US8362482B2 (en) 2009-04-14 2013-01-29 Monolithic 3D Inc. Semiconductor device and structure
US7986042B2 (en) 2009-04-14 2011-07-26 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8754533B2 (en) 2009-04-14 2014-06-17 Monolithic 3D Inc. Monolithic three-dimensional semiconductor device and structure
US8373439B2 (en) 2009-04-14 2013-02-12 Monolithic 3D Inc. 3D semiconductor device
US8258810B2 (en) 2010-09-30 2012-09-04 Monolithic 3D Inc. 3D semiconductor device
US9711407B2 (en) 2009-04-14 2017-07-18 Monolithic 3D Inc. Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer
US8329557B2 (en) 2009-05-13 2012-12-11 Silicon Genesis Corporation Techniques for forming thin films by implantation with reduced channeling
FR2947098A1 (fr) 2009-06-18 2010-12-24 Commissariat Energie Atomique Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince
DE102009030298B4 (de) 2009-06-24 2012-07-12 Siltronic Ag Verfahren zur lokalen Politur einer Halbleiterscheibe
US7989784B2 (en) * 2009-06-30 2011-08-02 Twin Creeks Technologies, Inc. Ion implantation apparatus and a method
US7939812B2 (en) * 2009-06-30 2011-05-10 Twin Creeks Technologies, Inc. Ion source assembly for ion implantation apparatus and a method of generating ions therein
JP5529963B2 (ja) 2009-07-20 2014-06-25 ソイテック 半導体構造体または半導体デバイスを形成する方法および光起電力構造体
US20110089429A1 (en) * 2009-07-23 2011-04-21 Venkatraman Prabhakar Systems, methods and materials involving crystallization of substrates using a seed layer, as well as products produced by such processes
EP2599110A4 (en) 2009-07-28 2014-04-23 Gigasi Solar Inc SYSTEMS, METHODS AND MATERIALS, INCLUDING CRYSTALLIZATION OF LASER-REINFORCED LASER-REINFORCED SUBSTRATES, AND PRODUCTS OBTAINED THEREFROM
US20110024876A1 (en) * 2009-07-31 2011-02-03 Epir Technologies, Inc. Creation of thin group ii-vi monocrystalline layers by ion cutting techniques
US8148237B2 (en) 2009-08-07 2012-04-03 Varian Semiconductor Equipment Associates, Inc. Pressurized treatment of substrates to enhance cleaving process
GB0914251D0 (en) 2009-08-14 2009-09-30 Nat Univ Ireland Cork A hybrid substrate
US8629436B2 (en) * 2009-08-14 2014-01-14 Gigasi Solar, Inc. Backside only contact thin-film solar cells and devices, systems and methods of fabricating same, and products produced by processes thereof
US8318588B2 (en) 2009-08-25 2012-11-27 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate
FR2949606B1 (fr) * 2009-08-26 2011-10-28 Commissariat Energie Atomique Procede de detachement par fracture d'un film mince de silicium mettant en oeuvre une triple implantation
US20110073967A1 (en) * 2009-08-28 2011-03-31 Analog Devices, Inc. Apparatus and method of forming a mems acoustic transducer with layer transfer processes
US8590136B2 (en) * 2009-08-28 2013-11-26 Analog Devices, Inc. Method of fabricating a dual single-crystal backplate microphone
US8021960B2 (en) * 2009-10-06 2011-09-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
KR101731809B1 (ko) 2009-10-09 2017-05-02 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 기판의 재생 방법, 재생된 반도체 기판의 제조 방법, 및 soi 기판의 제조 방법
US10354995B2 (en) 2009-10-12 2019-07-16 Monolithic 3D Inc. Semiconductor memory device and structure
US11984445B2 (en) 2009-10-12 2024-05-14 Monolithic 3D Inc. 3D semiconductor devices and structures with metal layers
US10366970B2 (en) 2009-10-12 2019-07-30 Monolithic 3D Inc. 3D semiconductor device and structure
US10910364B2 (en) 2009-10-12 2021-02-02 Monolitaic 3D Inc. 3D semiconductor device
US11374118B2 (en) 2009-10-12 2022-06-28 Monolithic 3D Inc. Method to form a 3D integrated circuit
US10157909B2 (en) 2009-10-12 2018-12-18 Monolithic 3D Inc. 3D semiconductor device and structure
US8581349B1 (en) 2011-05-02 2013-11-12 Monolithic 3D Inc. 3D memory semiconductor device and structure
US8450804B2 (en) 2011-03-06 2013-05-28 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8536023B2 (en) 2010-11-22 2013-09-17 Monolithic 3D Inc. Method of manufacturing a semiconductor device and structure
US10388863B2 (en) 2009-10-12 2019-08-20 Monolithic 3D Inc. 3D memory device and structure
US10043781B2 (en) 2009-10-12 2018-08-07 Monolithic 3D Inc. 3D semiconductor device and structure
US12027518B1 (en) 2009-10-12 2024-07-02 Monolithic 3D Inc. 3D semiconductor devices and structures with metal layers
US9099424B1 (en) 2012-08-10 2015-08-04 Monolithic 3D Inc. Semiconductor system, device and structure with heat removal
US8742476B1 (en) 2012-11-27 2014-06-03 Monolithic 3D Inc. Semiconductor device and structure
US8476145B2 (en) 2010-10-13 2013-07-02 Monolithic 3D Inc. Method of fabricating a semiconductor device and structure
US11018133B2 (en) 2009-10-12 2021-05-25 Monolithic 3D Inc. 3D integrated circuit
US8148728B2 (en) 2009-10-12 2012-04-03 Monolithic 3D, Inc. Method for fabrication of a semiconductor device and structure
US8241931B1 (en) 2009-10-19 2012-08-14 Analog Devices, Inc. Method of forming MEMS device with weakened substrate
JP5565768B2 (ja) 2009-10-23 2014-08-06 独立行政法人日本原子力研究開発機構 基板加工方法および半導体装置の製造方法
US8461566B2 (en) * 2009-11-02 2013-06-11 Micron Technology, Inc. Methods, structures and devices for increasing memory density
US8587063B2 (en) * 2009-11-06 2013-11-19 International Business Machines Corporation Hybrid double box back gate silicon-on-insulator wafers with enhanced mobility channels
WO2011061580A1 (en) 2009-11-18 2011-05-26 S.O.I.Tec Silicon On Insulator Technologies Methods of fabricating semiconductor structures and devices using glass bonding layers, and semiconductor structures and devices formed by such methods
US8089050B2 (en) * 2009-11-19 2012-01-03 Twin Creeks Technologies, Inc. Method and apparatus for modifying a ribbon-shaped ion beam
WO2011066485A2 (en) * 2009-11-25 2011-06-03 Gigasi Solar, Inc. Systems, methods and products including features of laser irradiation and/or cleaving of silicon with other substrates or layers
US8524035B2 (en) 2009-11-30 2013-09-03 Corning Incorporated Method and apparatus for conformable polishing
US8148266B2 (en) 2009-11-30 2012-04-03 Corning Incorporated Method and apparatus for conformable polishing
FR2953328B1 (fr) 2009-12-01 2012-03-30 S O I Tec Silicon On Insulator Tech Heterostructure pour composants electroniques de puissance, composants optoelectroniques ou photovoltaiques
FR2953640B1 (fr) 2009-12-04 2012-02-10 S O I Tec Silicon On Insulator Tech Procede de fabrication d'une structure de type semi-conducteur sur isolant, a pertes electriques diminuees et structure correspondante
WO2011070855A1 (ja) 2009-12-11 2011-06-16 シャープ株式会社 半導体装置の製造方法および半導体装置
FR2954582B1 (fr) 2009-12-23 2017-11-03 Commissariat A L'energie Atomique Dispositif electromecanique a base d'electret, et son procede de fabrication
US8105852B2 (en) * 2010-01-15 2012-01-31 Koninklijke Philips Electronics N.V. Method of forming a composite substrate and growing a III-V light emitting device over the composite substrate
US8203153B2 (en) 2010-01-15 2012-06-19 Koninklijke Philips Electronics N.V. III-V light emitting device including a light extracting structure
JP5926887B2 (ja) * 2010-02-03 2016-05-25 株式会社半導体エネルギー研究所 Soi基板の作製方法
US8748288B2 (en) * 2010-02-05 2014-06-10 International Business Machines Corporation Bonded structure with enhanced adhesion strength
US8541819B1 (en) 2010-12-09 2013-09-24 Monolithic 3D Inc. Semiconductor device and structure
US8026521B1 (en) 2010-10-11 2011-09-27 Monolithic 3D Inc. Semiconductor device and structure
US9099526B2 (en) 2010-02-16 2015-08-04 Monolithic 3D Inc. Integrated circuit device and structure
US8373230B1 (en) 2010-10-13 2013-02-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8461035B1 (en) 2010-09-30 2013-06-11 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8492886B2 (en) 2010-02-16 2013-07-23 Monolithic 3D Inc 3D integrated circuit with logic
US8298875B1 (en) 2011-03-06 2012-10-30 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US20110207306A1 (en) * 2010-02-22 2011-08-25 Sarko Cherekdjian Semiconductor structure made using improved ion implantation process
US9608119B2 (en) 2010-03-02 2017-03-28 Micron Technology, Inc. Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures
US8513722B2 (en) 2010-03-02 2013-08-20 Micron Technology, Inc. Floating body cell structures, devices including same, and methods for forming same
US9646869B2 (en) 2010-03-02 2017-05-09 Micron Technology, Inc. Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices
US8288795B2 (en) 2010-03-02 2012-10-16 Micron Technology, Inc. Thyristor based memory cells, devices and systems including the same and methods for forming the same
US8507966B2 (en) 2010-03-02 2013-08-13 Micron Technology, Inc. Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US8349626B2 (en) * 2010-03-23 2013-01-08 Gtat Corporation Creation of low-relief texture for a photovoltaic cell
WO2011123199A1 (en) 2010-03-31 2011-10-06 S.O.I.Tec Silicon On Insulator Technologies Bonded semiconductor structures and method of forming same
EP2597671A3 (de) * 2010-03-31 2013-09-25 EV Group E. Thallner GmbH Verfahren zum permanenten Verbinden zweier Metalloberflächen
US8154052B2 (en) 2010-05-06 2012-04-10 Koninklijke Philips Electronics N.V. Light emitting device grown on wavelength converting substrate
US8692261B2 (en) 2010-05-19 2014-04-08 Koninklijke Philips N.V. Light emitting device grown on a relaxed layer
US8536022B2 (en) 2010-05-19 2013-09-17 Koninklijke Philips N.V. Method of growing composite substrate using a relaxed strained layer
US8723335B2 (en) 2010-05-20 2014-05-13 Sang-Yun Lee Semiconductor circuit structure and method of forming the same using a capping layer
FR2961515B1 (fr) 2010-06-22 2012-08-24 Commissariat Energie Atomique Procede de realisation d'une couche mince de silicium monocristallin sur une couche de polymere
FR2961948B1 (fr) * 2010-06-23 2012-08-03 Soitec Silicon On Insulator Procede de traitement d'une piece en materiau compose
US8357974B2 (en) 2010-06-30 2013-01-22 Corning Incorporated Semiconductor on glass substrate with stiffening layer and process of making the same
US8557679B2 (en) 2010-06-30 2013-10-15 Corning Incorporated Oxygen plasma conversion process for preparing a surface for bonding
US20130089968A1 (en) 2010-06-30 2013-04-11 Alex Usenko Method for finishing silicon on insulator substrates
KR101134819B1 (ko) 2010-07-02 2012-04-13 이상윤 반도체 메모리 장치의 제조 방법
FR2962598B1 (fr) 2010-07-06 2012-08-17 Commissariat Energie Atomique Procede d'implantation d'un materiau piezoelectrique
US8461017B2 (en) 2010-07-19 2013-06-11 Soitec Methods of forming bonded semiconductor structures using a temporary carrier having a weakened ion implant region for subsequent separation along the weakened region
FR2963162B1 (fr) * 2010-07-26 2012-11-16 Soitec Silicon On Insulator Procedes de collage de structure semi-conductrice temporaire et structures semi-conductrices collees correspondantes
JP4948629B2 (ja) * 2010-07-20 2012-06-06 ウシオ電機株式会社 レーザリフトオフ方法
US10217667B2 (en) 2011-06-28 2019-02-26 Monolithic 3D Inc. 3D semiconductor device, fabrication method and system
US9953925B2 (en) 2011-06-28 2018-04-24 Monolithic 3D Inc. Semiconductor system and device
US8901613B2 (en) 2011-03-06 2014-12-02 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US9219005B2 (en) 2011-06-28 2015-12-22 Monolithic 3D Inc. Semiconductor system and device
US8642416B2 (en) 2010-07-30 2014-02-04 Monolithic 3D Inc. Method of forming three dimensional integrated circuit devices using layer transfer technique
EP3460845A1 (en) 2010-07-30 2019-03-27 Monolithic 3D Inc. A 3d semiconductor device and system
TW201214627A (en) 2010-09-10 2012-04-01 Soitec Silicon On Insulator Methods of forming through wafer interconnects in semiconductor structures using sacrificial material and semiconductor structures formes by such methods
US11482440B2 (en) 2010-12-16 2022-10-25 Monolithic 3D Inc. 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits
US8273610B2 (en) 2010-11-18 2012-09-25 Monolithic 3D Inc. Method of constructing a semiconductor device and structure
US8163581B1 (en) 2010-10-13 2012-04-24 Monolith IC 3D Semiconductor and optoelectronic devices
US10497713B2 (en) 2010-11-18 2019-12-03 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11315980B1 (en) 2010-10-11 2022-04-26 Monolithic 3D Inc. 3D semiconductor device and structure with transistors
US11257867B1 (en) 2010-10-11 2022-02-22 Monolithic 3D Inc. 3D semiconductor device and structure with oxide bonds
US8114757B1 (en) 2010-10-11 2012-02-14 Monolithic 3D Inc. Semiconductor device and structure
US11024673B1 (en) 2010-10-11 2021-06-01 Monolithic 3D Inc. 3D semiconductor device and structure
US11469271B2 (en) 2010-10-11 2022-10-11 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11600667B1 (en) 2010-10-11 2023-03-07 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US10290682B2 (en) 2010-10-11 2019-05-14 Monolithic 3D Inc. 3D IC semiconductor device and structure with stacked memory
US11227897B2 (en) 2010-10-11 2022-01-18 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US10896931B1 (en) 2010-10-11 2021-01-19 Monolithic 3D Inc. 3D semiconductor device and structure
US11158674B2 (en) 2010-10-11 2021-10-26 Monolithic 3D Inc. Method to produce a 3D semiconductor device and structure
US11018191B1 (en) 2010-10-11 2021-05-25 Monolithic 3D Inc. 3D semiconductor device and structure
US10998374B1 (en) 2010-10-13 2021-05-04 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11855100B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11855114B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US10679977B2 (en) 2010-10-13 2020-06-09 Monolithic 3D Inc. 3D microdisplay device and structure
US11984438B2 (en) 2010-10-13 2024-05-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11404466B2 (en) 2010-10-13 2022-08-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US8283215B2 (en) 2010-10-13 2012-10-09 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US8379458B1 (en) 2010-10-13 2013-02-19 Monolithic 3D Inc. Semiconductor device and structure
US11694922B2 (en) 2010-10-13 2023-07-04 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11133344B2 (en) 2010-10-13 2021-09-28 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US10943934B2 (en) 2010-10-13 2021-03-09 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11605663B2 (en) 2010-10-13 2023-03-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11164898B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure
US12094892B2 (en) 2010-10-13 2024-09-17 Monolithic 3D Inc. 3D micro display device and structure
US12080743B2 (en) 2010-10-13 2024-09-03 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11043523B1 (en) 2010-10-13 2021-06-22 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US9197804B1 (en) 2011-10-14 2015-11-24 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US10978501B1 (en) 2010-10-13 2021-04-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US11437368B2 (en) 2010-10-13 2022-09-06 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US10833108B2 (en) 2010-10-13 2020-11-10 Monolithic 3D Inc. 3D microdisplay device and structure
US11327227B2 (en) 2010-10-13 2022-05-10 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11063071B1 (en) 2010-10-13 2021-07-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US11929372B2 (en) 2010-10-13 2024-03-12 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11163112B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11869915B2 (en) 2010-10-13 2024-01-09 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US8487280B2 (en) 2010-10-21 2013-07-16 Varian Semiconductor Equipment Associates, Inc. Modulating implantation for improved workpiece splitting
US8981519B2 (en) 2010-11-05 2015-03-17 Sharp Kabushiki Kaisha Semiconductor substrate, method of manufacturing semiconductor substrate, thin film transistor, semiconductor circuit, liquid crystal display apparatus, electroluminescence apparatus, wireless communication apparatus, and light emitting apparatus
JP5902917B2 (ja) 2010-11-12 2016-04-13 株式会社半導体エネルギー研究所 半導体基板の作製方法
US12136562B2 (en) 2010-11-18 2024-11-05 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
FR2967813B1 (fr) 2010-11-18 2013-10-04 Soitec Silicon On Insulator Procédé de réalisation d'une structure a couche métallique enterrée
US11121021B2 (en) 2010-11-18 2021-09-14 Monolithic 3D Inc. 3D semiconductor device and structure
US11495484B2 (en) 2010-11-18 2022-11-08 Monolithic 3D Inc. 3D semiconductor devices and structures with at least two single-crystal layers
US11094576B1 (en) 2010-11-18 2021-08-17 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US12033884B2 (en) 2010-11-18 2024-07-09 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11610802B2 (en) 2010-11-18 2023-03-21 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes
US11508605B2 (en) 2010-11-18 2022-11-22 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11355380B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. Methods for producing 3D semiconductor memory device and structure utilizing alignment marks
US11923230B1 (en) 2010-11-18 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11443971B2 (en) 2010-11-18 2022-09-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11482438B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US12068187B2 (en) 2010-11-18 2024-08-20 Monolithic 3D Inc. 3D semiconductor device and structure with bonding and DRAM memory cells
US11569117B2 (en) 2010-11-18 2023-01-31 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11164770B1 (en) 2010-11-18 2021-11-02 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11862503B2 (en) 2010-11-18 2024-01-02 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11901210B2 (en) 2010-11-18 2024-02-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11355381B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11804396B2 (en) 2010-11-18 2023-10-31 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11107721B2 (en) 2010-11-18 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure with NAND logic
US11004719B1 (en) 2010-11-18 2021-05-11 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US12100611B2 (en) 2010-11-18 2024-09-24 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11521888B2 (en) 2010-11-18 2022-12-06 Monolithic 3D Inc. 3D semiconductor device and structure with high-k metal gate transistors
US11211279B2 (en) 2010-11-18 2021-12-28 Monolithic 3D Inc. Method for processing a 3D integrated circuit and structure
US11854857B1 (en) 2010-11-18 2023-12-26 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11735462B2 (en) 2010-11-18 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11031275B2 (en) 2010-11-18 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11018042B1 (en) 2010-11-18 2021-05-25 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11784082B2 (en) 2010-11-18 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11482439B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors
US12125737B1 (en) 2010-11-18 2024-10-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11615977B2 (en) 2010-11-18 2023-03-28 Monolithic 3D Inc. 3D semiconductor memory device and structure
US8558195B2 (en) 2010-11-19 2013-10-15 Corning Incorporated Semiconductor structure made using improved pseudo-simultaneous multiple ion implantation process
US8008175B1 (en) 2010-11-19 2011-08-30 Coring Incorporated Semiconductor structure made using improved simultaneous multiple ion implantation process
US8196546B1 (en) 2010-11-19 2012-06-12 Corning Incorporated Semiconductor structure made using improved multiple ion implantation process
FR2968121B1 (fr) 2010-11-30 2012-12-21 Soitec Silicon On Insulator Procede de transfert d'une couche a haute temperature
FR2969664B1 (fr) * 2010-12-22 2013-06-14 Soitec Silicon On Insulator Procede de clivage d'un substrat
WO2012085219A1 (en) 2010-12-23 2012-06-28 Soitec Strain relaxation using metal materials and related structures
JP2012156495A (ja) 2011-01-07 2012-08-16 Semiconductor Energy Lab Co Ltd Soi基板の作製方法
US8486791B2 (en) 2011-01-19 2013-07-16 Macronix International Co., Ltd. Mufti-layer single crystal 3D stackable memory
TWI445061B (zh) * 2011-01-24 2014-07-11 Hon Hai Prec Ind Co Ltd 氮化鎵基板的製作方法
US8436363B2 (en) 2011-02-03 2013-05-07 Soitec Metallic carrier for layer transfer and methods for forming the same
US9082948B2 (en) 2011-02-03 2015-07-14 Soitec Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods
US9142412B2 (en) 2011-02-03 2015-09-22 Soitec Semiconductor devices including substrate layers and overlying semiconductor layers having closely matching coefficients of thermal expansion, and related methods
DE102011010751A1 (de) 2011-02-09 2012-08-09 Osram Opto Semiconductors Gmbh Verfahren zur Durchführung eines Epitaxieprozesses
US8598621B2 (en) 2011-02-11 2013-12-03 Micron Technology, Inc. Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor
US8952418B2 (en) 2011-03-01 2015-02-10 Micron Technology, Inc. Gated bipolar junction transistors
US8975670B2 (en) 2011-03-06 2015-03-10 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8519431B2 (en) 2011-03-08 2013-08-27 Micron Technology, Inc. Thyristors
US8338294B2 (en) 2011-03-31 2012-12-25 Soitec Methods of forming bonded semiconductor structures including two or more processed semiconductor structures carried by a common substrate, and semiconductor structures formed by such methods
US8970045B2 (en) 2011-03-31 2015-03-03 Soitec Methods for fabrication of semiconductor structures including interposers with conductive vias, and related structures and devices
US20120248621A1 (en) * 2011-03-31 2012-10-04 S.O.I.Tec Silicon On Insulator Technologies Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods
US8802534B2 (en) 2011-06-14 2014-08-12 Semiconductor Energy Laboratory Co., Ltd. Method for forming SOI substrate and apparatus for forming the same
US9123529B2 (en) 2011-06-21 2015-09-01 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate
ITVI20110169A1 (it) 2011-06-27 2012-12-28 St Microelectronics Srl Dispositivo elettronico flessibile e metodo per la fabbricazione dello stesso
US10388568B2 (en) 2011-06-28 2019-08-20 Monolithic 3D Inc. 3D semiconductor device and system
FR2978600B1 (fr) 2011-07-25 2014-02-07 Soitec Silicon On Insulator Procede et dispositif de fabrication de couche de materiau semi-conducteur
US8772848B2 (en) 2011-07-26 2014-07-08 Micron Technology, Inc. Circuit structures, memory circuitry, and methods
US8728863B2 (en) 2011-08-09 2014-05-20 Soitec Methods of forming bonded semiconductor structures including interconnect layers having one or more of electrical, optical, and fluidic interconnects therein, and bonded semiconductor structures formed using such methods
TWI500123B (zh) 2011-08-09 2015-09-11 Soitec Silicon On Insulator 包含內有一個或多個電性、光學及流體互連之互連層之黏附半導體構造之形成方法及應用此等方法形成之黏附半導體構造
US8842945B2 (en) 2011-08-09 2014-09-23 Soitec Methods of forming three dimensionally integrated semiconductor systems including photoactive devices and semiconductor-on-insulator substrates
DE102011113775B9 (de) 2011-09-19 2021-10-21 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Verfahren zur Herstellung eines optoelektronischen Bauelements
US8841742B2 (en) 2011-09-27 2014-09-23 Soitec Low temperature layer transfer process using donor structure with material in recesses in transfer layer, semiconductor structures fabricated using such methods
US8673733B2 (en) * 2011-09-27 2014-03-18 Soitec Methods of transferring layers of material in 3D integration processes and related structures and devices
TWI573198B (zh) 2011-09-27 2017-03-01 索泰克公司 在三度空間集積製程中轉移材料層之方法及其相關結構與元件
US8687399B2 (en) 2011-10-02 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
JP5926527B2 (ja) * 2011-10-17 2016-05-25 信越化学工業株式会社 透明soiウェーハの製造方法
US9029173B2 (en) 2011-10-18 2015-05-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
KR20140118984A (ko) 2011-11-04 2014-10-08 더 실라나 그룹 피티와이 리미티드 실리콘-온-인슐레이터 물품 제조방법
US10002968B2 (en) 2011-12-14 2018-06-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US8822309B2 (en) 2011-12-23 2014-09-02 Athenaeum, Llc Heterogeneous integration process incorporating layer transfer in epitaxy level packaging
WO2013093590A1 (en) 2011-12-23 2013-06-27 Soitec Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods
EP2618385A1 (de) 2012-01-20 2013-07-24 AZUR SPACE Solar Power GmbH Halbzeug einer Mehrfachsolarzelle und Verfahren zur Herstellung einer Mehrfachsolarzelle
US8871608B2 (en) 2012-02-08 2014-10-28 Gtat Corporation Method for fabricating backside-illuminated sensors
KR102031725B1 (ko) 2012-02-22 2019-10-14 소이텍 결정질 반도체 재료의 박층 제공방법 및 관련 구조 및 장치
US9136134B2 (en) 2012-02-22 2015-09-15 Soitec Methods of providing thin layers of crystalline semiconductor material, and related structures and devices
US8916483B2 (en) 2012-03-09 2014-12-23 Soitec Methods of forming semiconductor structures including III-V semiconductor material using substrates comprising molybdenum
WO2013132332A1 (en) 2012-03-09 2013-09-12 Soitec Methods for forming semiconductor structures including iii-v semiconductor material using substrates comprising molybdenum, and structures formed by such methods
US9000557B2 (en) 2012-03-17 2015-04-07 Zvi Or-Bach Semiconductor device and structure
US8933715B2 (en) 2012-04-08 2015-01-13 Elm Technology Corporation Configurable vertical integration
US11410912B2 (en) 2012-04-09 2022-08-09 Monolithic 3D Inc. 3D semiconductor device with vias and isolation layers
US11476181B1 (en) 2012-04-09 2022-10-18 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11881443B2 (en) 2012-04-09 2024-01-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US8557632B1 (en) 2012-04-09 2013-10-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US11164811B2 (en) 2012-04-09 2021-11-02 Monolithic 3D Inc. 3D semiconductor device with isolation layers and oxide-to-oxide bonding
US11616004B1 (en) 2012-04-09 2023-03-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11594473B2 (en) 2012-04-09 2023-02-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11694944B1 (en) 2012-04-09 2023-07-04 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US10600888B2 (en) 2012-04-09 2020-03-24 Monolithic 3D Inc. 3D semiconductor device
US11735501B1 (en) 2012-04-09 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11088050B2 (en) 2012-04-09 2021-08-10 Monolithic 3D Inc. 3D semiconductor device with isolation layers
US9257339B2 (en) 2012-05-04 2016-02-09 Silicon Genesis Corporation Techniques for forming optoelectronic devices
JP2013247362A (ja) * 2012-05-29 2013-12-09 Samsung Corning Precision Materials Co Ltd 半導体素子用薄膜貼り合わせ基板の製造方法
FR2991498A1 (fr) 2012-05-31 2013-12-06 Commissariat Energie Atomique Procede et systeme d'obtention d'une tranche semi-conductrice
FR2991499A1 (fr) 2012-05-31 2013-12-06 Commissariat Energie Atomique Procede et systeme d'obtention d'une tranche semi-conductrice
US9245836B2 (en) 2012-06-28 2016-01-26 Soitec Interposers including fluidic microchannels and related structures and methods
WO2014020390A1 (en) 2012-07-31 2014-02-06 Soitec Methods for fabrication of semiconductor structures using laser lift-off process, and related semiconductor structures
WO2014020387A1 (en) 2012-07-31 2014-02-06 Soitec Methods of forming semiconductor structures including mems devices and integrated circuits on opposing sides of substrates, and related structures and devices
US9511996B2 (en) 2012-07-31 2016-12-06 Soitec Methods of forming semiconductor structures including MEMS devices and integrated circuits on common sides of substrates, and related structures and devices
WO2014020389A1 (en) 2012-07-31 2014-02-06 Soitec Methods of forming semiconductor structures including a conductive interconnection, and related structures
WO2014030040A1 (en) 2012-08-24 2014-02-27 Soitec Methods of forming semiconductor structures and devices including graphene, and related structures and devices
TWI588955B (zh) 2012-09-24 2017-06-21 索泰克公司 使用多重底材形成iii-v族半導體結構之方法及應用此等方法所製作之半導體元件
US8686428B1 (en) 2012-11-16 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US8574929B1 (en) 2012-11-16 2013-11-05 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
TWI614808B (zh) 2012-11-19 2018-02-11 太陽愛迪生公司 藉由活化非活性氧沉澱核製造高沉澱密度晶圓之方法
US11063024B1 (en) 2012-12-22 2021-07-13 Monlithic 3D Inc. Method to form a 3D semiconductor device and structure
US8674470B1 (en) 2012-12-22 2014-03-18 Monolithic 3D Inc. Semiconductor device and structure
US11018116B2 (en) 2012-12-22 2021-05-25 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11961827B1 (en) 2012-12-22 2024-04-16 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11784169B2 (en) 2012-12-22 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11217565B2 (en) 2012-12-22 2022-01-04 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11967583B2 (en) 2012-12-22 2024-04-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11916045B2 (en) 2012-12-22 2024-02-27 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11309292B2 (en) 2012-12-22 2022-04-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US12051674B2 (en) 2012-12-22 2024-07-30 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US10600657B2 (en) 2012-12-29 2020-03-24 Monolithic 3D Inc 3D semiconductor device and structure
US9385058B1 (en) 2012-12-29 2016-07-05 Monolithic 3D Inc. Semiconductor device and structure
US10115663B2 (en) 2012-12-29 2018-10-30 Monolithic 3D Inc. 3D semiconductor device and structure
US10651054B2 (en) 2012-12-29 2020-05-12 Monolithic 3D Inc. 3D semiconductor device and structure
US11087995B1 (en) 2012-12-29 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US11430667B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US10892169B2 (en) 2012-12-29 2021-01-12 Monolithic 3D Inc. 3D semiconductor device and structure
US9871034B1 (en) 2012-12-29 2018-01-16 Monolithic 3D Inc. Semiconductor device and structure
US10903089B1 (en) 2012-12-29 2021-01-26 Monolithic 3D Inc. 3D semiconductor device and structure
US11430668B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11004694B1 (en) 2012-12-29 2021-05-11 Monolithic 3D Inc. 3D semiconductor device and structure
US11177140B2 (en) 2012-12-29 2021-11-16 Monolithic 3D Inc. 3D semiconductor device and structure
US9224474B2 (en) 2013-01-09 2015-12-29 Macronix International Co., Ltd. P-channel 3D memory array and methods to program and erase the same at bit level and block level utilizing band-to-band and fowler-nordheim tunneling principals
JP2016511934A (ja) 2013-01-16 2016-04-21 キューマット インコーポレイテッドQmat, Inc. 光電子デバイスを形成する技術
US9171636B2 (en) 2013-01-29 2015-10-27 Macronix International Co. Ltd. Hot carrier generation and programming in NAND flash
TWI602315B (zh) 2013-03-08 2017-10-11 索泰克公司 具有經組構成效能更佳之低帶隙主動層之感光元件及相關方法
US11935949B1 (en) 2013-03-11 2024-03-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US10325651B2 (en) 2013-03-11 2019-06-18 Monolithic 3D Inc. 3D semiconductor device with stacked memory
US8902663B1 (en) 2013-03-11 2014-12-02 Monolithic 3D Inc. Method of maintaining a memory state
US12094965B2 (en) 2013-03-11 2024-09-17 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11869965B2 (en) 2013-03-11 2024-01-09 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11923374B2 (en) 2013-03-12 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US8994404B1 (en) 2013-03-12 2015-03-31 Monolithic 3D Inc. Semiconductor device and structure
US12100646B2 (en) 2013-03-12 2024-09-24 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US10840239B2 (en) 2014-08-26 2020-11-17 Monolithic 3D Inc. 3D semiconductor device and structure
US9214351B2 (en) 2013-03-12 2015-12-15 Macronix International Co., Ltd. Memory architecture of thin film 3D array
US11088130B2 (en) 2014-01-28 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US11398569B2 (en) 2013-03-12 2022-07-26 Monolithic 3D Inc. 3D semiconductor device and structure
US10224279B2 (en) 2013-03-15 2019-03-05 Monolithic 3D Inc. Semiconductor device and structure
US9117749B1 (en) 2013-03-15 2015-08-25 Monolithic 3D Inc. Semiconductor device and structure
TWI593135B (zh) 2013-03-15 2017-07-21 索泰克公司 具有含氮化銦鎵之主動區域之半導體結構,形成此等半導體結構之方法,以及應用此等半導體結構形成之發光元件
FR3003397B1 (fr) 2013-03-15 2016-07-22 Soitec Silicon On Insulator Structures semi-conductrices dotées de régions actives comprenant de l'INGAN
TWI648872B (zh) 2013-03-15 2019-01-21 法商梭意泰科公司 具有包含InGaN之作用區域之半導體結構、形成此等半導體結構之方法及由此等半導體結構所形成之發光裝置
US11487928B2 (en) 2013-04-15 2022-11-01 Monolithic 3D Inc. Automation for monolithic 3D devices
US11574109B1 (en) 2013-04-15 2023-02-07 Monolithic 3D Inc Automation methods for 3D integrated circuits and devices
US11341309B1 (en) 2013-04-15 2022-05-24 Monolithic 3D Inc. Automation for monolithic 3D devices
US11720736B2 (en) 2013-04-15 2023-08-08 Monolithic 3D Inc. Automation methods for 3D integrated circuits and devices
US11030371B2 (en) 2013-04-15 2021-06-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US9021414B1 (en) 2013-04-15 2015-04-28 Monolithic 3D Inc. Automation for monolithic 3D devices
US11270055B1 (en) 2013-04-15 2022-03-08 Monolithic 3D Inc. Automation for monolithic 3D devices
CN105339297A (zh) 2013-06-27 2016-02-17 索泰克公司 用于制造包括填充有牺牲材料的腔体的半导体结构的方法
JP6061251B2 (ja) * 2013-07-05 2017-01-18 株式会社豊田自動織機 半導体基板の製造方法
WO2015009669A1 (en) 2013-07-16 2015-01-22 The Government Of The United States Of America, As Represented By The Secretary Of The Navy Lift-off of epitaxial layers from silicon carbide or compound semiconductor substrates
US9859112B2 (en) 2013-07-18 2018-01-02 Taiwan Semiconductor Manufacturing Co., Ltd Bonded semiconductor structures
US9064789B2 (en) * 2013-08-12 2015-06-23 International Business Machines Corporation Bonded epitaxial oxide structures for compound semiconductor on silicon substrates
DE102013016669A1 (de) 2013-10-08 2015-04-09 Siltectra Gmbh Kombiniertes Herstellungsverfahren zum Abtrennen mehrerer dünner Festkörperschichten von einem dicken Festkörper
DE102013016682A1 (de) 2013-10-08 2015-04-09 Siltectra Gmbh Erzeugung einer Rissauslösestelle oder einer Rissführung zum verbesserten Abspalten einer Festkörperschicht von einem Festkörper
DE102013016665A1 (de) 2013-10-08 2015-04-09 Siltectra Gmbh Kombiniertes Waferherstellungsverfahren mit lonenimplantation und temperaturinduzierten Spannungen
US9154138B2 (en) 2013-10-11 2015-10-06 Palo Alto Research Center Incorporated Stressed substrates for transient electronic systems
US9716176B2 (en) 2013-11-26 2017-07-25 Samsung Electronics Co., Ltd. FinFET semiconductor devices including recessed source-drain regions on a bottom semiconductor layer and methods of fabricating the same
CN104752311B (zh) * 2013-12-27 2018-02-06 中芯国际集成电路制造(上海)有限公司 一种绝缘体上硅衬底及其制造方法
US11107808B1 (en) 2014-01-28 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure
US11031394B1 (en) 2014-01-28 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure
US10297586B2 (en) 2015-03-09 2019-05-21 Monolithic 3D Inc. Methods for processing a 3D semiconductor device
US12094829B2 (en) 2014-01-28 2024-09-17 Monolithic 3D Inc. 3D semiconductor device and structure
WO2015119742A1 (en) * 2014-02-07 2015-08-13 Sunedison Semiconductor Limited Methods for preparing layered semiconductor structures
WO2015157507A1 (en) * 2014-04-09 2015-10-15 Tokyo Electron Limited Method for correcting wafer bow from overlay
US9256123B2 (en) 2014-04-23 2016-02-09 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making an extreme ultraviolet pellicle
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
US9209301B1 (en) 2014-09-18 2015-12-08 Soitec Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers
US9165945B1 (en) 2014-09-18 2015-10-20 Soitec Method for fabricating semiconductor structures including transistor channels having different strain states, and related semiconductor structures
US9219150B1 (en) 2014-09-18 2015-12-22 Soitec Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures
EP3198648B1 (en) * 2014-09-22 2018-07-25 Consorzio Delta Ti Research Silicon integrated, out-of-plane heat flux thermoelectric generator
JP6859257B2 (ja) 2014-10-09 2021-04-14 コンソルツィオ デルタ ティ リサーチ 内部ボイド及び熱伝導経路調整ビアを備える面外熱流束構成で動作する3d集積化熱電発電機
EP3221884B1 (en) * 2014-11-18 2022-06-01 GlobalWafers Co., Ltd. High resistivity semiconductor-on-insulator wafers with charge trapping layers and method of manufacturing thereof
EP3395489B1 (de) * 2014-11-27 2024-06-19 Siltectra GmbH Festkörperteilung mittels stoffumwandlung
FR3029538B1 (fr) 2014-12-04 2019-04-26 Soitec Procede de transfert de couche
DE102014118017A1 (de) 2014-12-05 2016-06-09 Ev Group E. Thallner Gmbh Substratstapelhalterung, Container und Verfahren zur Trennung eines Substratstapels
US9656859B2 (en) 2015-04-16 2017-05-23 The United States Of America, As Represented By The Secretary Of The Navy Method for fabricating suspended MEMS structures
US11011507B1 (en) 2015-04-19 2021-05-18 Monolithic 3D Inc. 3D semiconductor device and structure
US11056468B1 (en) 2015-04-19 2021-07-06 Monolithic 3D Inc. 3D semiconductor device and structure
US10825779B2 (en) 2015-04-19 2020-11-03 Monolithic 3D Inc. 3D semiconductor device and structure
US10381328B2 (en) 2015-04-19 2019-08-13 Monolithic 3D Inc. Semiconductor device and structure
US9780044B2 (en) 2015-04-23 2017-10-03 Palo Alto Research Center Incorporated Transient electronic device with ion-exchanged glass treated interposer
FR3036845B1 (fr) 2015-05-28 2017-05-26 Soitec Silicon On Insulator Procede de transfert d'une couche d'un substrat monocristallin
JP6454606B2 (ja) 2015-06-02 2019-01-16 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
JP6396853B2 (ja) 2015-06-02 2018-09-26 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
JP6396854B2 (ja) 2015-06-02 2018-09-26 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
JP6396852B2 (ja) 2015-06-02 2018-09-26 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
US9577047B2 (en) 2015-07-10 2017-02-21 Palo Alto Research Center Incorporated Integration of semiconductor epilayers on non-native substrates
US11956952B2 (en) 2015-08-23 2024-04-09 Monolithic 3D Inc. Semiconductor memory device and structure
FR3041364B1 (fr) 2015-09-18 2017-10-06 Soitec Silicon On Insulator Procede de transfert de paves monocristallins
US12100658B2 (en) 2015-09-21 2024-09-24 Monolithic 3D Inc. Method to produce a 3D multilayer semiconductor device and structure
DE112016004265T5 (de) 2015-09-21 2018-06-07 Monolithic 3D Inc. 3d halbleitervorrichtung und -struktur
US11114427B2 (en) 2015-11-07 2021-09-07 Monolithic 3D Inc. 3D semiconductor processor and memory device and structure
US11978731B2 (en) 2015-09-21 2024-05-07 Monolithic 3D Inc. Method to produce a multi-level semiconductor memory device and structure
US11937422B2 (en) 2015-11-07 2024-03-19 Monolithic 3D Inc. Semiconductor memory device and structure
US10522225B1 (en) 2015-10-02 2019-12-31 Monolithic 3D Inc. Semiconductor device with non-volatile memory
US9666615B2 (en) 2015-10-20 2017-05-30 International Business Machines Corporation Semiconductor on insulator substrate with back bias
DE102015117821B4 (de) * 2015-10-20 2021-09-09 Infineon Technologies Ag Verfahren zum Bilden eines Halbleiterbauelements
US10418369B2 (en) 2015-10-24 2019-09-17 Monolithic 3D Inc. Multi-level semiconductor memory device and structure
US11114464B2 (en) 2015-10-24 2021-09-07 Monolithic 3D Inc. 3D semiconductor device and structure
US12120880B1 (en) 2015-10-24 2024-10-15 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US11991884B1 (en) 2015-10-24 2024-05-21 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US12035531B2 (en) 2015-10-24 2024-07-09 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US10847540B2 (en) 2015-10-24 2020-11-24 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11296115B1 (en) 2015-10-24 2022-04-05 Monolithic 3D Inc. 3D semiconductor device and structure
US12016181B2 (en) 2015-10-24 2024-06-18 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US9795964B2 (en) 2015-11-20 2017-10-24 International Business Machines Corporation Direct bond transfer layers for manufacturable sealing of microfluidic chips
US10585241B2 (en) 2015-12-21 2020-03-10 University Of Central Florida Research Foundation, Inc. Optical waveguide, fabrication methods, and applications
DE102016200494A1 (de) 2016-01-15 2017-07-20 Robert Bosch Gmbh Verfahren zum Herstellen eines mehrschichtigen MEMS-Bauelements und entsprechendes mehrschichtiges MEMS-Bauelement
CN107154379B (zh) * 2016-03-03 2020-01-24 上海新昇半导体科技有限公司 绝缘层上顶层硅衬底及其制造方法
CN107154347B (zh) * 2016-03-03 2020-11-20 上海新昇半导体科技有限公司 绝缘层上顶层硅衬底及其制造方法
CN107154378B (zh) * 2016-03-03 2020-11-20 上海新昇半导体科技有限公司 绝缘层上顶层硅衬底及其制造方法
JP6563360B2 (ja) 2016-04-05 2019-08-21 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
US10012250B2 (en) 2016-04-06 2018-07-03 Palo Alto Research Center Incorporated Stress-engineered frangible structures
WO2017196257A1 (en) 2016-05-10 2017-11-16 Agency For Science, Technology And Research Fan-out wafer-level packaging method and the package produced thereof
US10026579B2 (en) 2016-07-26 2018-07-17 Palo Alto Research Center Incorporated Self-limiting electrical triggering for initiating fracture of frangible glass
US10224297B2 (en) 2016-07-26 2019-03-05 Palo Alto Research Center Incorporated Sensor and heater for stimulus-initiated fracture of a substrate
DE102016117921A1 (de) 2016-09-22 2018-03-22 Infineon Technologies Ag Verfahren zum Spalten von Halbleiterbauelementen und Halbleiterbauelement
DE102016118268A1 (de) 2016-09-27 2018-03-29 Infineon Technologies Ag Verfahren zum Bearbeiten eines einkristallinen Substrats und mikromechanische Struktur
US11930648B1 (en) 2016-10-10 2024-03-12 Monolithic 3D Inc. 3D memory devices and structures with metal layers
US11711928B2 (en) 2016-10-10 2023-07-25 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11251149B2 (en) 2016-10-10 2022-02-15 Monolithic 3D Inc. 3D memory device and structure
US11812620B2 (en) 2016-10-10 2023-11-07 Monolithic 3D Inc. 3D DRAM memory devices and structures with control circuits
US11329059B1 (en) 2016-10-10 2022-05-10 Monolithic 3D Inc. 3D memory devices and structures with thinned single crystal substrates
US11869591B2 (en) 2016-10-10 2024-01-09 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US10903173B2 (en) 2016-10-20 2021-01-26 Palo Alto Research Center Incorporated Pre-conditioned substrate
KR101866348B1 (ko) * 2016-12-28 2018-06-12 한국에너지기술연구원 수소 헬륨 공동 주입을 통한 박형 실리콘 기판 제조 방법
JP7110204B2 (ja) 2016-12-28 2022-08-01 サンエディソン・セミコンダクター・リミテッド イントリンシックゲッタリングおよびゲート酸化物完全性歩留まりを有するシリコンウエハを処理する方法
US10559594B2 (en) 2017-04-11 2020-02-11 Ahmad Tarakji Approach to the manufacturing of monolithic 3-dimensional high-rise integrated-circuits with vertically-stacked double-sided fully-depleted silicon-on-insulator transistors
JP6686962B2 (ja) * 2017-04-25 2020-04-22 信越半導体株式会社 貼り合わせウェーハの製造方法
US10026651B1 (en) 2017-06-21 2018-07-17 Palo Alto Research Center Incorporated Singulation of ion-exchanged substrates
DE102017009136A1 (de) * 2017-09-28 2019-03-28 Hochschule Mittweida (Fh) Verfahren zum Trennen und Ablösen von Scheiben von einem Rohling aus einem sprödharten Material
WO2019087157A1 (en) 2017-11-03 2019-05-09 Ecole Polytechnique Federale De Lausanne (Epfl) Layer transfer of epitaxial layers and thin films obtained by van der waals growth initiation
US10626048B2 (en) 2017-12-18 2020-04-21 Palo Alto Research Center Incorporated Dissolvable sealant for masking glass in high temperature ion exchange baths
DE102018000748A1 (de) 2018-01-31 2019-08-01 Azur Space Solar Power Gmbh Herstellung einer dünnen Substartschicht
US10734785B2 (en) 2018-03-02 2020-08-04 Cisco Technology, Inc. Silicon photonics co-integrated with quantum dot lasers on silicon
US10734788B2 (en) 2018-03-02 2020-08-04 Cisco Technology, Inc. Quantum dot lasers integrated on silicon submount with mechanical features and through-silicon vias
US10461495B2 (en) 2018-03-02 2019-10-29 Cisco Technology, Inc. Substrate technology for quantum dot lasers integrated on silicon
WO2019169318A1 (en) 2018-03-02 2019-09-06 Cisco Technology, Inc. Quantum dot lasers integrated on silicon submount with mechanical features and through-silicon vias
FR3079658B1 (fr) * 2018-03-28 2021-12-17 Soitec Silicon On Insulator Procede de detection de la fracture d'un substrat fragilise par implantation d'especes atomiques
US10964664B2 (en) 2018-04-20 2021-03-30 Invensas Bonding Technologies, Inc. DBI to Si bonding for simplified handle wafer
US10381362B1 (en) 2018-05-15 2019-08-13 Sandisk Technologies Llc Three-dimensional memory device including inverted memory stack structures and methods of making the same
US10717669B2 (en) 2018-05-16 2020-07-21 Palo Alto Research Center Incorporated Apparatus and method for creating crack initiation sites in a self-fracturing frangible member
CN110797297A (zh) * 2018-08-03 2020-02-14 沈阳硅基科技有限公司 使用自控层分离方式制备绝缘层上的硅结构的方法
US11355358B2 (en) 2018-09-24 2022-06-07 Applied Materials, Inc. Methods of thinning silicon on epoxy mold compound for radio frequency (RF) applications
JP7127472B2 (ja) 2018-10-15 2022-08-30 日本電信電話株式会社 波長変換素子の作製方法
US11107645B2 (en) 2018-11-29 2021-08-31 Palo Alto Research Center Incorporated Functionality change based on stress-engineered components
US10947150B2 (en) 2018-12-03 2021-03-16 Palo Alto Research Center Incorporated Decoy security based on stress-engineered substrates
US11414782B2 (en) 2019-01-13 2022-08-16 Bing Hu Method of separating a film from a main body of a crystalline object
US10879260B2 (en) 2019-02-28 2020-12-29 Sandisk Technologies Llc Bonded assembly of a support die and plural memory dies containing laterally shifted vertical interconnections and methods for making the same
US11158652B1 (en) 2019-04-08 2021-10-26 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11296106B2 (en) 2019-04-08 2022-04-05 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11763864B2 (en) 2019-04-08 2023-09-19 Monolithic 3D Inc. 3D memory semiconductor devices and structures with bit-line pillars
US10892016B1 (en) 2019-04-08 2021-01-12 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11018156B2 (en) 2019-04-08 2021-05-25 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US10969205B2 (en) 2019-05-03 2021-04-06 Palo Alto Research Center Incorporated Electrically-activated pressure vessels for fracturing frangible structures
US11527376B2 (en) 2019-07-25 2022-12-13 Kionix, Inc. Micro-electromechanical system devices and methods
FR3100081B1 (fr) 2019-08-21 2021-09-10 Commissariat Energie Atomique Procédé de scellement de cavités par des membranes
DE102019122614A1 (de) * 2019-08-22 2021-02-25 Infineon Technologies Ag Ausgangssubstrat, wafer-verbund und verfahren zum herstellen von kristallinen substraten und halbleitervorrichtungen
CN110634861B (zh) * 2019-09-11 2021-10-29 西安电子科技大学 基于智能剥离技术的单片异质集成Cascode氮化镓高迁移率晶体管及制作方法
US10910272B1 (en) 2019-10-22 2021-02-02 Sandisk Technologies Llc Reusable support substrate for formation and transfer of semiconductor devices and methods of using the same
US11271079B2 (en) 2020-01-15 2022-03-08 Globalfoundries U.S. Inc. Wafer with crystalline silicon and trap rich polysilicon layer
US11296190B2 (en) 2020-01-15 2022-04-05 Globalfoundries U.S. Inc. Field effect transistors with back gate contact and buried high resistivity layer
FR3106932B1 (fr) 2020-02-04 2023-10-27 Commissariat Energie Atomique Procede de fabrication d’un substrat structure
CN112582332A (zh) * 2020-12-08 2021-03-30 上海新昇半导体科技有限公司 一种绝缘体上硅结构及其方法
US11904986B2 (en) 2020-12-21 2024-02-20 Xerox Corporation Mechanical triggers and triggering methods for self-destructing frangible structures and sealed vessels
US12013043B2 (en) 2020-12-21 2024-06-18 Xerox Corporation Triggerable mechanisms and fragment containment arrangements for self-destructing frangible structures and sealed vessels
FR3121281B1 (fr) * 2021-03-23 2023-11-24 Soitec Silicon On Insulator Procede de fabrication d’une structure composite comprenant une couche mince en semi-conducteur monocristallin sur un substrat support
FR3147042A1 (fr) 2023-03-22 2024-09-27 Soitec Procede de transfert d’une couche de scellement
CN116387241A (zh) * 2023-04-21 2023-07-04 中芯先锋集成电路制造(绍兴)有限公司 绝缘体上半导体衬底的制造方法及半导体器件的制造方法

Family Cites Families (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3915757A (en) 1972-08-09 1975-10-28 Niels N Engel Ion plating method and product therefrom
US3913520A (en) 1972-08-14 1975-10-21 Precision Thin Film Corp High vacuum deposition apparatus
US3993909A (en) 1973-03-16 1976-11-23 U.S. Philips Corporation Substrate holder for etching thin films
FR2245779B1 (ja) 1973-09-28 1978-02-10 Cit Alcatel
US3901423A (en) 1973-11-26 1975-08-26 Purdue Research Foundation Method for fracturing crystalline materials
US4170662A (en) 1974-11-05 1979-10-09 Eastman Kodak Company Plasma plating
US4121334A (en) 1974-12-17 1978-10-24 P. R. Mallory & Co. Inc. Application of field-assisted bonding to the mass production of silicon type pressure transducers
US3957107A (en) 1975-02-27 1976-05-18 The United States Of America As Represented By The Secretary Of The Air Force Thermal switch
US4039416A (en) 1975-04-21 1977-08-02 White Gerald W Gasless ion plating
GB1542299A (en) 1976-03-23 1979-03-14 Warner Lambert Co Blade shields
US4074139A (en) 1976-12-27 1978-02-14 Rca Corporation Apparatus and method for maskless ion implantation
JPS53104156A (en) * 1977-02-23 1978-09-11 Hitachi Ltd Manufacture for semiconductor device
US4108751A (en) 1977-06-06 1978-08-22 King William J Ion beam implantation-sputtering
US4179324A (en) 1977-11-28 1979-12-18 Spire Corporation Process for fabricating thin film and glass sheet laminate
JPS55104057A (en) 1979-02-02 1980-08-09 Hitachi Ltd Ion implantation device
CH640886A5 (de) 1979-08-02 1984-01-31 Balzers Hochvakuum Verfahren zum aufbringen harter verschleissfester ueberzuege auf unterlagen.
US4244348A (en) 1979-09-10 1981-01-13 Atlantic Richfield Company Process for cleaving crystalline materials
FR2506344B2 (fr) 1980-02-01 1986-07-11 Commissariat Energie Atomique Procede de dopage de semi-conducteurs
FR2475068B1 (fr) * 1980-02-01 1986-05-16 Commissariat Energie Atomique Procede de dopage de semi-conducteurs
US4342631A (en) 1980-06-16 1982-08-03 Illinois Tool Works Inc. Gasless ion plating process and apparatus
US4471003A (en) 1980-11-25 1984-09-11 Cann Gordon L Magnetoplasmadynamic apparatus and process for the separation and deposition of materials
FR2501727A1 (fr) 1981-03-13 1982-09-17 Vide Traitement Procede de traitements thermochimiques de metaux par bombardement ionique
US4361600A (en) 1981-11-12 1982-11-30 General Electric Company Method of making integrated circuits
US4412868A (en) 1981-12-23 1983-11-01 General Electric Company Method of making integrated circuits utilizing ion implantation and selective epitaxial growth
US4486247A (en) 1982-06-21 1984-12-04 Westinghouse Electric Corp. Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof
FR2529383A1 (fr) 1982-06-24 1983-12-30 Commissariat Energie Atomique Porte-cible a balayage mecanique utilisable notamment pour l'implantation d'ioris
JPS5954217A (ja) * 1982-09-21 1984-03-29 Nec Corp 半導体基板の製造方法
FR2537768A1 (fr) 1982-12-08 1984-06-15 Commissariat Energie Atomique Procede et dispositif d'obtention de faisceaux de particules de densite spatialement modulee, application a la gravure et a l'implantation ioniques
FR2537777A1 (fr) 1982-12-10 1984-06-15 Commissariat Energie Atomique Procede et dispositif d'implantation de particules dans un solide
US4500563A (en) 1982-12-15 1985-02-19 Pacific Western Systems, Inc. Independently variably controlled pulsed R.F. plasma chemical vapor processing
DE3246480A1 (de) 1982-12-15 1984-06-20 Wacker-Chemitronic Gesellschaft für Elektronik-Grundstoffe mbH, 8263 Burghausen Verfahren zur herstellung von halbleiterscheiben mit getternder scheibenrueckseite
US4468309A (en) 1983-04-22 1984-08-28 White Engineering Corporation Method for resisting galling
GB2144343A (en) 1983-08-02 1985-03-06 Standard Telephones Cables Ltd Optical fibre manufacture
US4567505A (en) 1983-10-27 1986-01-28 The Board Of Trustees Of The Leland Stanford Junior University Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like
JPS6088535U (ja) * 1983-11-24 1985-06-18 住友電気工業株式会社 半導体ウエハ
GB2155024A (en) 1984-03-03 1985-09-18 Standard Telephones Cables Ltd Surface treatment of plastics materials
FR2563377B1 (fr) 1984-04-19 1987-01-23 Commissariat Energie Atomique Procede de fabrication d'une couche isolante enterree dans un substrat semi-conducteur, par implantation ionique
US4566403A (en) 1985-01-30 1986-01-28 Sovonics Solar Systems Apparatus for microwave glow discharge deposition
US4837172A (en) 1986-07-18 1989-06-06 Matsushita Electric Industrial Co., Ltd. Method for removing impurities existing in semiconductor substrate
US4717683A (en) 1986-09-23 1988-01-05 Motorola Inc. CMOS process
US4764394A (en) 1987-01-20 1988-08-16 Wisconsin Alumni Research Foundation Method and apparatus for plasma source ion implantation
US4847792A (en) 1987-05-04 1989-07-11 Texas Instruments Incorporated Process and apparatus for detecting aberrations in production process operations
FR2616590B1 (fr) 1987-06-15 1990-03-02 Commissariat Energie Atomique Procede de fabrication d'une couche d'isolant enterree dans un substrat semi-conducteur par implantation ionique et structure semi-conductrice comportant cette couche
US4846928A (en) 1987-08-04 1989-07-11 Texas Instruments, Incorporated Process and apparatus for detecting aberrations in production process operations
US4887005A (en) 1987-09-15 1989-12-12 Rough J Kirkwood H Multiple electrode plasma reactor power distribution system
US5015353A (en) 1987-09-30 1991-05-14 The United States Of America As Represented By The Secretary Of The Navy Method for producing substoichiometric silicon nitride of preselected proportions
GB8725497D0 (en) * 1987-10-30 1987-12-02 Atomic Energy Authority Uk Isolation of silicon
US5200805A (en) * 1987-12-28 1993-04-06 Hughes Aircraft Company Silicon carbide:metal carbide alloy semiconductor and method of making the same
US4904610A (en) * 1988-01-27 1990-02-27 General Instrument Corporation Wafer level process for fabricating passivated semiconductor devices
DE3803424C2 (de) 1988-02-05 1995-05-18 Gsf Forschungszentrum Umwelt Verfahren zur quantitativen, tiefendifferentiellen Analyse fester Proben
JP2666945B2 (ja) * 1988-02-08 1997-10-22 株式会社東芝 半導体装置の製造方法
US4894709A (en) 1988-03-09 1990-01-16 Massachusetts Institute Of Technology Forced-convection, liquid-cooled, microchannel heat sinks
US4853250A (en) 1988-05-11 1989-08-01 Universite De Sherbrooke Process of depositing particulate material on a substrate
NL8802028A (nl) 1988-08-16 1990-03-16 Philips Nv Werkwijze voor het vervaardigen van een inrichting.
JP2670623B2 (ja) 1988-09-19 1997-10-29 アネルバ株式会社 マイクロ波プラズマ処理装置
US4952273A (en) 1988-09-21 1990-08-28 Microscience, Inc. Plasma generation in electron cyclotron resonance
US4996077A (en) 1988-10-07 1991-02-26 Texas Instruments Incorporated Distributed ECR remote plasma processing and apparatus
JPH02302044A (ja) * 1989-05-16 1990-12-14 Fujitsu Ltd 半導体装置の製造方法
US4929566A (en) * 1989-07-06 1990-05-29 Harris Corporation Method of making dielectrically isolated integrated circuits using oxygen implantation and expitaxial growth
US4948458A (en) 1989-08-14 1990-08-14 Lam Research Corporation Method and apparatus for producing magnetically-coupled planar plasma
US5036023A (en) * 1989-08-16 1991-07-30 At&T Bell Laboratories Rapid thermal processing method of making a semiconductor device
US5013681A (en) * 1989-09-29 1991-05-07 The United States Of America As Represented By The Secretary Of The Navy Method of producing a thin silicon-on-insulator layer
US5034343A (en) * 1990-03-08 1991-07-23 Harris Corporation Manufacturing ultra-thin wafer using a handle wafer
JPH0719739B2 (ja) * 1990-09-10 1995-03-06 信越半導体株式会社 接合ウェーハの製造方法
US5198371A (en) * 1990-09-24 1993-03-30 Biota Corp. Method of making silicon material with enhanced surface mobility by hydrogen ion implantation
US5256581A (en) * 1991-08-28 1993-10-26 Motorola, Inc. Silicon film with improved thickness control
FR2681472B1 (fr) * 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.

Cited By (274)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7148119B1 (en) 1994-03-10 2006-12-12 Canon Kabushiki Kaisha Process for production of semiconductor substrate
US6246068B1 (en) 1995-10-06 2001-06-12 Canon Kabushiki Kaisha Semiconductor article with porous structure
US5854123A (en) * 1995-10-06 1998-12-29 Canon Kabushiki Kaisha Method for producing semiconductor substrate
JP2009010409A (ja) * 1996-05-15 2009-01-15 Commiss Energ Atom 固体材料の薄膜形成方法及び該方法の応用
JPH10125931A (ja) * 1996-08-27 1998-05-15 Seiko Epson Corp 薄膜素子の転写方法,薄膜素子,薄膜集積回路装置,アクティブマトリクス基板および液晶表示装置
JP4619644B2 (ja) * 1996-08-27 2011-01-26 セイコーエプソン株式会社 薄膜素子の転写方法
JP2004140381A (ja) * 1996-08-27 2004-05-13 Seiko Epson Corp 薄膜素子の転写方法,薄膜素子,薄膜集積回路装置,アクティブマトリクス基板および液晶表示装置
JP2004140383A (ja) * 1996-08-27 2004-05-13 Seiko Epson Corp 薄膜素子の転写方法,薄膜素子,薄膜集積回路装置,アクティブマトリクス基板および液晶表示装置
JP4619461B2 (ja) * 1996-08-27 2011-01-26 セイコーエプソン株式会社 薄膜デバイスの転写方法、及びデバイスの製造方法
JP4619645B2 (ja) * 1996-08-27 2011-01-26 セイコーエプソン株式会社 薄膜素子の転写方法
JPH10125930A (ja) * 1996-08-27 1998-05-15 Seiko Epson Corp 剥離方法
US6054363A (en) * 1996-11-15 2000-04-25 Canon Kabushiki Kaisha Method of manufacturing semiconductor article
US5966620A (en) * 1996-11-15 1999-10-12 Canon Kabshiki Kaisha Process for producing semiconductor article
CN1079989C (zh) * 1996-11-15 2002-02-27 佳能株式会社 制造半导体产品的工艺
US6100166A (en) * 1996-12-18 2000-08-08 Canon Kabushiki Kaisha Process for producing semiconductor article
US6534382B1 (en) 1996-12-18 2003-03-18 Canon Kabushiki Kaisha Process for producing semiconductor article
US6756289B1 (en) 1996-12-27 2004-06-29 Canon Kabushiki Kaisha Method of producing semiconductor member and method of producing solar cell
US6190937B1 (en) 1996-12-27 2001-02-20 Canon Kabushiki Kaisha Method of producing semiconductor member and method of producing solar cell
US6569748B1 (en) 1997-03-26 2003-05-27 Canon Kabushiki Kaisha Substrate and production method thereof
US6221738B1 (en) 1997-03-26 2001-04-24 Canon Kabushiki Kaisha Substrate and production method thereof
US6143628A (en) * 1997-03-27 2000-11-07 Canon Kabushiki Kaisha Semiconductor substrate and method of manufacturing the same
US6191007B1 (en) 1997-04-28 2001-02-20 Denso Corporation Method for manufacturing a semiconductor substrate
US6251754B1 (en) 1997-05-09 2001-06-26 Denso Corporation Semiconductor substrate manufacturing method
JP2001525991A (ja) * 1997-05-12 2001-12-11 シリコン・ジェネシス・コーポレーション 制御された劈開プロセス
US6790747B2 (en) 1997-05-12 2004-09-14 Silicon Genesis Corporation Method and device for controlled cleaving process
US6534380B1 (en) 1997-07-18 2003-03-18 Denso Corporation Semiconductor substrate and method of manufacturing the same
US6239004B1 (en) 1997-08-29 2001-05-29 Shin-Etsu Handotai Co., Ltd. Method of forming oxide film on an SOI layer and method of fabricating a bonded wafer
US6140210A (en) * 1997-09-26 2000-10-31 Shin-Etsu Handotai Co., Ltd. Method of fabricating an SOI wafer and SOI wafer fabricated thereby
EP1993123A2 (en) 1997-12-26 2008-11-19 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
US6413874B1 (en) 1997-12-26 2002-07-02 Canon Kabushiki Kaisha Method and apparatus for etching a semiconductor article and method of preparing a semiconductor article by using the same
US6171982B1 (en) 1997-12-26 2001-01-09 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
US6506665B1 (en) 1997-12-26 2003-01-14 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
JP2002502121A (ja) * 1998-01-30 2002-01-22 コミツサリア タ レネルジー アトミーク 特にヘテロエピタキシャル堆積用のコンプライアント基板
JP4994530B2 (ja) * 1998-01-30 2012-08-08 コミッサリア ア レネルジー アトミーク エ オ ゼネルジ ザルタナテイヴ 特にヘテロエピタキシャル堆積用のコンプライアント基板
US6613676B1 (en) 1998-01-30 2003-09-02 Canon Kabushiki Kaisha Process of reclamation of SOI substrate and reproduced substrate
US6417108B1 (en) 1998-02-04 2002-07-09 Canon Kabushiki Kaisha Semiconductor substrate and method of manufacturing the same
US7245002B2 (en) 1998-02-04 2007-07-17 Canon Kabushiki Kaisha Semiconductor substrate having a stepped profile
US6362076B1 (en) 1998-04-23 2002-03-26 Shin-Etsu Handotai Co., Ltd. Method of fabricating an SOI wafer by hydrogen ion delamination without independent bonding heat treatment
US6284628B1 (en) 1998-04-23 2001-09-04 Shin-Etsu Handotai Co., Ltd. Method of recycling a delaminated wafer and a silicon wafer used for the recycling
US6613678B1 (en) 1998-05-15 2003-09-02 Canon Kabushiki Kaisha Process for manufacturing a semiconductor substrate as well as a semiconductor thin film, and multilayer structure
US6224668B1 (en) 1998-06-02 2001-05-01 Shin-Etsu Handotai Co., Ltd. Method for producing SOI substrate and SOI substrate
US6284629B1 (en) 1998-07-07 2001-09-04 Shin-Etsu Handotai Co., Ltd. Method of fabricating an SOI wafer and SOI wafer fabricated by the method
US6312797B1 (en) 1998-07-10 2001-11-06 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer and bonded wafer
JP2010171434A (ja) * 1998-07-29 2010-08-05 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
USRE42241E1 (en) 1998-09-04 2011-03-22 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a semiconductor device
JP2015099933A (ja) * 1998-09-04 2015-05-28 株式会社半導体エネルギー研究所 Soi基板の作製方法
USRE42097E1 (en) 1998-09-04 2011-02-01 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a semiconductor device
US9070604B2 (en) 1998-09-04 2015-06-30 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a semiconductor device
USRE42139E1 (en) 1998-09-04 2011-02-15 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a semiconductor device
US6656271B2 (en) 1998-12-04 2003-12-02 Canon Kabushiki Kaisha Method of manufacturing semiconductor wafer method of using and utilizing the same
JP2002536708A (ja) * 1999-02-10 2002-10-29 コミツサリア タ レネルジー アトミーク 光学用シリコン層を基板上に形成する方法および該方法による光学素材の製造方法
US6468923B1 (en) 1999-03-26 2002-10-22 Canon Kabushiki Kaisha Method of producing semiconductor member
US6461939B1 (en) 1999-04-09 2002-10-08 Shin-Etsu Handotai Co., Ltd. SOI wafers and methods for producing SOI wafer
EP2413352A2 (en) 1999-04-09 2012-02-01 Shin-Etsu Handotai Co., Ltd. Soi wafer and method for producing soi wafer
KR100733112B1 (ko) * 1999-10-14 2007-06-27 신에쯔 한도타이 가부시키가이샤 접합웨이퍼의 제조방법
US6797632B1 (en) 1999-10-14 2004-09-28 Shin-Etsu Handotai Co., Ltd. Bonded wafer producing method and bonded wafer
EP2259299A1 (en) 1999-10-14 2010-12-08 Shin-Etsu Handotai Co., Ltd. Method for manufacturing SOI wafer, and SOI wafer
WO2001041218A1 (fr) 1999-11-29 2001-06-07 Shin-Etsu Handotai Co.,Ltd. Procede de recyclage d'une plaquette separee et plaquette separee recyclee
US6653205B2 (en) 1999-12-08 2003-11-25 Canon Kabushiki Kaisha Composite member separating method, thin film manufacturing method, and composite member separating apparatus
US6566233B2 (en) 1999-12-24 2003-05-20 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
US7642140B2 (en) 2000-01-07 2010-01-05 Samsung Electronics Co., Ltd. CMOS integrated circuit devices and substrates having buried silicon germanium layers therein and method of forming same
US6953948B2 (en) 2000-01-07 2005-10-11 Canon Kabushiki Kaisha Semiconductor substrate and process for its production
US6583029B2 (en) 2000-03-29 2003-06-24 Shin-Etsu Handotai Co., Ltd. Production method for silicon wafer and SOI wafer, and SOI wafer
JP2001345435A (ja) * 2000-03-29 2001-12-14 Shin Etsu Handotai Co Ltd シリコンウェーハ及び貼り合わせウェーハの製造方法、並びにその貼り合わせウェーハ
US6900113B2 (en) 2000-05-30 2005-05-31 Shin-Etsu Handotai Co., Ltd. Method for producing bonded wafer and bonded wafer
US7646038B2 (en) 2000-11-27 2010-01-12 S.O.I.Tec Silicon On Insulator Technologies Method of fabricating heteroepitaxial microstructures
US7288430B2 (en) 2000-11-27 2007-10-30 S.O.I.Tec Silicon On Insulator Technolgoies Method of fabricating heteroepitaxial microstructures
JP2008219019A (ja) * 2000-11-27 2008-09-18 Soi Tec Silicon On Insulator Technologies 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板
JP2004517472A (ja) * 2000-11-27 2004-06-10 エス オー イ テク シリコン オン インシュレータ テクノロジース 基板、特に光学、電子工学または電子光学用基板の製造方法、およびこの製造方法により得られる基板
JP2004515920A (ja) * 2000-12-08 2004-05-27 コミツサリア タ レネルジー アトミーク 気体種の導入を含む薄膜製造方法
JP2002299254A (ja) * 2001-03-30 2002-10-11 Toyota Central Res & Dev Lab Inc 半導体基板の製造方法及び半導体素子
JP2002343841A (ja) * 2001-05-16 2002-11-29 Shin Etsu Handotai Co Ltd シリコン結晶中の結晶欠陥観察用試料作製方法及び薄片試料
US6833312B2 (en) 2001-05-25 2004-12-21 Canon Kabushiki Kaisha Plate member separating apparatus and method
US6884696B2 (en) 2001-07-17 2005-04-26 Shin-Etsu Handotai Co., Ltd. Method for producing bonding wafer
JP2003152093A (ja) * 2001-07-23 2003-05-23 Agere Systems Guardian Corp 集積回路をdcおよびrf遮蔽する方法構造
JP2005510056A (ja) * 2001-11-13 2005-04-14 エレメント シックス リミテッド 積層構造物
JP2010272879A (ja) * 2001-11-13 2010-12-02 Element Six Ltd 積層構造物
US7186628B2 (en) 2002-01-09 2007-03-06 Shin-Etsu Handotai Co., Ltd. Method of manufacturing an SOI wafer where COP's are eliminated within the base wafer
US7884367B2 (en) 2002-03-26 2011-02-08 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
US7119365B2 (en) 2002-03-26 2006-10-10 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
US7619250B2 (en) 2002-03-26 2009-11-17 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
US7508034B2 (en) 2002-09-25 2009-03-24 Sharp Kabushiki Kaisha Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device
JP2006501672A (ja) * 2002-09-30 2006-01-12 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 改善されたキャリア移動度を有するフィンfetとその形成方法
US7157352B2 (en) 2002-10-11 2007-01-02 Sony Corporation Method for producing ultra-thin semiconductor device
US7276427B2 (en) 2002-12-13 2007-10-02 Shin-Etsu Handotai Co., Ltd. Method for manufacturing SOI wafer
US7008860B2 (en) 2003-02-14 2006-03-07 Canon Kabushiki Kaisha Substrate manufacturing method
US7091107B2 (en) 2003-02-26 2006-08-15 Shin-Etsu Handotai Co., Ltd. Method for producing SOI wafer and SOI wafer
JP2004259970A (ja) * 2003-02-26 2004-09-16 Shin Etsu Handotai Co Ltd Soiウエーハの製造方法及びsoiウエーハ
JP2004288780A (ja) * 2003-03-20 2004-10-14 Sharp Corp 半導体装置およびその製造方法
JP4733633B2 (ja) * 2003-06-06 2011-07-27 エス. オー. アイ. テック シリコン オン インシュレーター テクノロジーズ エピタキシャル基板の製造方法
JP2007524222A (ja) * 2003-06-06 2007-08-23 エス オー アイ テック シリコン オン インシュレータ テクノロジーズ エス.アー. エピタキシャル基板の製造方法
US7625808B2 (en) * 2003-09-01 2009-12-01 Sumco Corporation Method for manufacturing bonded wafer
US7510948B2 (en) 2003-09-05 2009-03-31 Sumco Corporation Method for producing SOI wafer
WO2005027204A1 (ja) 2003-09-08 2005-03-24 Sumco Corporation 貼り合わせウェーハおよびその製造方法
US7446016B2 (en) 2003-09-08 2008-11-04 Sumco Corporation Method for producing bonded wafer
JP4610982B2 (ja) * 2003-11-11 2011-01-12 シャープ株式会社 半導体装置の製造方法
JP2005167197A (ja) * 2003-11-11 2005-06-23 Sharp Corp ウエハ及び半導体装置並びにこれらの製造方法
JP2005217191A (ja) * 2004-01-29 2005-08-11 Sumitomo Mitsubishi Silicon Corp 貼り合わせ基板の製造方法
JP4539098B2 (ja) * 2004-01-29 2010-09-08 株式会社Sumco 貼り合わせ基板の製造方法
US7396734B2 (en) 2004-05-31 2008-07-08 Canon Kabushiki Kaisha Substrate manufacturing method
US7642112B2 (en) 2004-09-09 2010-01-05 Canon Kabushiki Kaisha Method of manufacturing bonded substrate stack
US7368332B2 (en) 2004-12-15 2008-05-06 Canon Kabushiki Kaisha SOI substrate manufacturing method
US7354844B2 (en) 2005-02-04 2008-04-08 Sumco Corporation Method for manufacturing SOI substrate
US7790573B2 (en) 2005-04-07 2010-09-07 Sumco Corporation Process for producing SOI substrate and process for regeneration of layer transferred wafer in the production
US7494899B2 (en) 2005-04-14 2009-02-24 Sumco Corporation Method for manufacturing semiconductor substrate
TWI411018B (zh) * 2005-05-20 2013-10-01 Commissariat Energie Atomique 半導體材料薄膜的製備方法
JP2006332655A (ja) * 2005-05-20 2006-12-07 Commiss Energ Atom 薄膜の剥離方法
JP2007194539A (ja) * 2006-01-23 2007-08-02 Shin Etsu Handotai Co Ltd Soiウエーハの製造方法およびsoiウエーハ
US7892948B2 (en) 2006-01-23 2011-02-22 Shin-Etsu Handotai Co., Ltd. Method for manufacturing SOI wafer and SOI wafer
TWI423295B (zh) * 2006-02-17 2014-01-11 Ulvac Inc 離子注入裝置
JP4625775B2 (ja) * 2006-02-17 2011-02-02 株式会社アルバック イオン注入装置
US7847271B2 (en) 2006-02-17 2010-12-07 Ulvac Inc. Ion implanting apparatus
JP2007220550A (ja) * 2006-02-17 2007-08-30 Ulvac Japan Ltd イオン注入装置
WO2007094432A1 (ja) * 2006-02-17 2007-08-23 Ulvac, Inc. イオン注入装置
JP2007250575A (ja) * 2006-03-13 2007-09-27 Shin Etsu Chem Co Ltd 光電変換素子用基板の製造方法
JP2007250576A (ja) * 2006-03-13 2007-09-27 Shin Etsu Chem Co Ltd マイクロチップ及びマイクロチップ製造用soi基板
WO2007105675A1 (ja) * 2006-03-13 2007-09-20 Shin-Etsu Chemical Co., Ltd. 光電変換素子用基板の製造方法
US7935611B2 (en) 2006-03-13 2011-05-03 Shin-Etsu Chemical Co., Ltd. Method for manufacturing substrate for photoelectric conversion element
WO2008007508A1 (fr) 2006-07-14 2008-01-17 Shin-Etsu Handotai Co., Ltd. Procédé de réutilisation de tranche retirée
KR100898534B1 (ko) * 2006-08-31 2009-05-20 가부시키가이샤 사무코 접합 웨이퍼 및 접합 웨이퍼의 제조 방법
US8048767B2 (en) 2006-08-31 2011-11-01 Sumco Corporation Bonded wafer and method for producing bonded wafer
EP1895572A2 (en) 2006-08-31 2008-03-05 SUMCO Corporation Bonded wafer and method for producing bonded wafer
US9356181B2 (en) 2006-09-08 2016-05-31 Silicon Genesis Corporation Substrate cleaving under controlled stress conditions
US9640711B2 (en) 2006-09-08 2017-05-02 Silicon Genesis Corporation Substrate cleaving under controlled stress conditions
US8993410B2 (en) 2006-09-08 2015-03-31 Silicon Genesis Corporation Substrate cleaving under controlled stress conditions
JP2008112843A (ja) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
JP2008112847A (ja) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
JP2008112840A (ja) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
US8227289B2 (en) 2006-10-30 2012-07-24 Shin-Etsu Chemical Co., Ltd. Method for producing single crystal silicon solar cell and single crystal silicon solar cell
US8227290B2 (en) 2006-10-30 2012-07-24 Shin-Etsu Chemical Co., Ltd. Method for producing single crystal silicon solar cell and single crystal silicon solar cell
TWI485873B (zh) * 2006-10-30 2015-05-21 Shinetsu Chemical Co A single crystal silicon solar cell manufacturing method and a single crystal silicon solar cell
JP2008112848A (ja) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
US8030118B2 (en) 2006-10-30 2011-10-04 Shin-Etsu Chemical Co., Ltd. Method for producing single crystal silicon solar cell and single crystal silicon solar cell
US8021910B2 (en) 2006-10-30 2011-09-20 Shin-Etsu Chemical Co., Ltd. Method for producing single crystal silicon solar cell and single crystal silicon solar cell
US7732867B2 (en) 2006-11-10 2010-06-08 Shin-Etsu Chemical Co., Ltd. Method for manufacturing SOQ substrate
US8119903B2 (en) 2006-11-24 2012-02-21 Shin-Etsu Chemical Co., Ltd. Method of manufacturing single crystal silicon solar cell and single crystal silicon solar cell
JP2008131002A (ja) * 2006-11-24 2008-06-05 Shin Etsu Chem Co Ltd 単結晶シリコン太陽電池の製造方法及び単結晶シリコン太陽電池
JP2008181083A (ja) * 2007-01-24 2008-08-07 Sharp Corp SmartCut基板接着プロセスを利用したグレイスケールマスクおよびその製造方法
US7838174B2 (en) 2007-01-24 2010-11-23 Sharp Laboratories Of America, Inc. Method of fabricating grayscale mask using smart cut® wafer bonding process
JP4551922B2 (ja) * 2007-01-24 2010-09-29 シャープ株式会社 SmartCut基板接着プロセスを利用したグレイスケールマスクおよびその製造方法
EP1968102A2 (en) 2007-03-05 2008-09-10 Sumco Corporation Method of evaluation of bonded wafer
US7799655B2 (en) 2007-03-05 2010-09-21 Sumco Corporation Method for evaluation of bonded wafer
KR100969190B1 (ko) * 2007-03-05 2010-07-14 가부시키가이샤 사무코 접합 웨이퍼의 평가 방법
US8106290B2 (en) 2007-03-07 2012-01-31 Shin-Etsu Chemical Co., Ltd. Method for manufacturing single crystal silicon solar cell and single crystal silicon solar cell
US8101466B2 (en) 2007-03-26 2012-01-24 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing SOI substrate
US9111997B2 (en) 2007-03-26 2015-08-18 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing SOI substrate
EP1978554A3 (en) * 2007-04-06 2011-10-12 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate comprising implantation and separation steps
US8129612B2 (en) 2007-04-09 2012-03-06 Shin-Etsu Chemical Co., Ltd. Method for manufacturing single-crystal silicon solar cell and single-crystal silicon solar cell
US8048728B2 (en) 2007-04-13 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing display device, and SOI substrate
US8748243B2 (en) 2007-04-13 2014-06-10 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing display device, and SOI substrate
JP2007201502A (ja) * 2007-04-20 2007-08-09 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
US7829431B2 (en) 2007-07-13 2010-11-09 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a SOI with plurality of single crystal substrates
WO2009016795A1 (ja) 2007-07-27 2009-02-05 Shin-Etsu Handotai Co., Ltd. 貼り合わせウエーハの製造方法
US8173521B2 (en) 2007-07-27 2012-05-08 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
US8822305B2 (en) 2007-09-21 2014-09-02 Semiconductor Energy Laboratory Co., Ltd. Substrate provided with semiconductor films and manufacturing method thereof
US8309429B2 (en) 2007-09-21 2012-11-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and semiconductor device
US7638408B2 (en) 2007-09-21 2009-12-29 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of substrate provided with semiconductor films
US8247307B2 (en) 2007-09-21 2012-08-21 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of substrate provided with semiconductor films
US8110479B2 (en) 2007-09-21 2012-02-07 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate provided with barrier layer
US8633590B2 (en) 2007-09-21 2014-01-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8314012B2 (en) 2007-10-10 2012-11-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
US7799658B2 (en) 2007-10-10 2010-09-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
US8772128B2 (en) 2007-10-10 2014-07-08 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7851332B2 (en) 2007-10-10 2010-12-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8163628B2 (en) 2007-11-01 2012-04-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate
US7816234B2 (en) 2007-11-05 2010-10-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2009152577A (ja) * 2007-11-29 2009-07-09 Semiconductor Energy Lab Co Ltd 光電変換装置及びその製造方法
JP2009157367A (ja) * 2007-12-03 2009-07-16 Semiconductor Energy Lab Co Ltd 表示装置およびその作製方法
US7781308B2 (en) 2007-12-03 2010-08-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8802462B2 (en) 2007-12-03 2014-08-12 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US7842583B2 (en) 2007-12-27 2010-11-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
US8324086B2 (en) 2008-01-16 2012-12-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor substrate by laser irradiation
US7858495B2 (en) 2008-02-04 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US7767547B2 (en) 2008-02-06 2010-08-03 Semiconductor Energy Laboratory Co., Ltd Manufacturing method of SOI substrate
US7939426B2 (en) 2008-02-06 2011-05-10 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate
US9633892B2 (en) 2008-03-26 2017-04-25 Semiconductor Energy Laboratory Co., Ltd Method for manufacturing SOI substrate in which crystal defects of a single crystal semiconductor layer are reduced and method for manufacturing semiconductor device
US8021958B2 (en) 2008-03-26 2011-09-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
US8530332B2 (en) 2008-03-26 2013-09-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and semiconductor device
US8946051B2 (en) 2008-03-26 2015-02-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing semiconductor device
EP2105957A2 (en) 2008-03-26 2009-09-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate and method for manufacturing semiconductor device
JP2011515863A (ja) * 2008-03-28 2011-05-19 エス.オー.アイ.テック シリコン オン インシュレータ テクノロジーズ 温度制御注入
US8314006B2 (en) 2008-04-10 2012-11-20 Shin-Etsu Chemical Co., Ltd. Method for manufacturing bonded wafer
US9362439B2 (en) 2008-05-07 2016-06-07 Silicon Genesis Corporation Layer transfer of films utilizing controlled shear region
US11444221B2 (en) 2008-05-07 2022-09-13 Silicon Genesis Corporation Layer transfer of films utilizing controlled shear region
US7943414B2 (en) 2008-08-01 2011-05-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US9076839B2 (en) 2008-08-01 2015-07-07 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
WO2010023816A1 (ja) 2008-08-28 2010-03-04 信越半導体株式会社 Soiウェーハの製造方法およびsoiウェーハ
US8497187B2 (en) 2008-08-28 2013-07-30 Shin-Etsu Handotai Co., Ltd. Method for manufacturing SOI wafer and SOI wafer
US8815657B2 (en) 2008-09-05 2014-08-26 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
US8273637B2 (en) 2008-09-29 2012-09-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US8048754B2 (en) 2008-09-29 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing single crystal semiconductor layer
US7943487B2 (en) 2008-09-29 2011-05-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2014179644A (ja) * 2008-10-03 2014-09-25 Semiconductor Energy Lab Co Ltd Soi基板の作製方法
US8343847B2 (en) 2008-10-10 2013-01-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI semiconductor device
US8313989B2 (en) 2008-10-22 2012-11-20 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and method for manufacturing the same
US8043935B2 (en) 2008-11-27 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
US7989315B2 (en) 2008-11-28 2011-08-02 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US8697544B2 (en) 2008-12-04 2014-04-15 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
WO2010064355A1 (ja) 2008-12-04 2010-06-10 信越半導体株式会社 貼り合わせウェーハの製造方法
US8536629B2 (en) 2009-02-24 2013-09-17 Nec Corporation Semiconductor device and method for manufacturing the same
US8486772B2 (en) 2009-04-22 2013-07-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing SOI substrate
US8168481B2 (en) 2009-04-22 2012-05-01 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing SOI substrate
US8288251B2 (en) 2009-04-30 2012-10-16 Shin-Etsu Chemical Co., Ltd. Method for preparing SOI substrate having backside sandblasted
US8975159B2 (en) 2009-05-07 2015-03-10 Shin-Etsu Chemical Co., Ltd. Method for manufacturing bonded wafer
US8043938B2 (en) 2009-05-14 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and SOI substrate
US8633570B2 (en) 2009-05-14 2014-01-21 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and SOI substrate
US8432021B2 (en) 2009-05-26 2013-04-30 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate
US8349704B2 (en) 2009-06-26 2013-01-08 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and SOI substrate
JP2009260369A (ja) * 2009-07-23 2009-11-05 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
JP4481354B2 (ja) * 2009-07-23 2010-06-16 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4481358B2 (ja) * 2009-08-20 2010-06-16 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2010016391A (ja) * 2009-08-20 2010-01-21 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
JP2011077506A (ja) * 2009-09-04 2011-04-14 Semiconductor Energy Lab Co Ltd Soi基板の作製方法およびsoi基板
JP2011135054A (ja) * 2009-11-24 2011-07-07 Semiconductor Energy Lab Co Ltd Soi基板の作製方法およびsoi基板
US8216915B2 (en) 2009-11-24 2012-07-10 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and manufacturing method thereof
US8288249B2 (en) 2010-01-26 2012-10-16 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8367517B2 (en) 2010-01-26 2013-02-05 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
JP2011176295A (ja) * 2010-01-26 2011-09-08 Semiconductor Energy Lab Co Ltd Soi基板の作製方法
WO2011108189A1 (ja) 2010-03-04 2011-09-09 信越半導体株式会社 Soiウェーハの設計方法及び製造方法
KR20130050277A (ko) 2010-03-04 2013-05-15 신에쯔 한도타이 가부시키가이샤 Soi 웨이퍼의 설계 방법 및 제조 방법
US8741741B2 (en) 2010-03-04 2014-06-03 Shin-Etsu Handotai Co., Ltd. Method for designing SOI wafer and method for manufacturing SOI wafer
KR20120121909A (ko) 2010-03-04 2012-11-06 신에쯔 한도타이 가부시키가이샤 Soi 웨이퍼의 설계 방법 및 제조 방법
US8377799B2 (en) 2010-03-31 2013-02-19 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing SOI substrate
US8846496B2 (en) 2010-04-28 2014-09-30 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of single crystal semiconductor film and manufacturing method of electrode
WO2012164822A1 (ja) 2011-05-30 2012-12-06 信越半導体株式会社 貼り合わせウェーハの製造方法及び貼り合わせsoiウェーハ
US8987109B2 (en) 2011-05-30 2015-03-24 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer and bonded SOI wafer
JP2013084663A (ja) * 2011-10-06 2013-05-09 Shin Etsu Handotai Co Ltd 貼り合わせsoiウェーハの製造方法
US9496130B2 (en) 2011-10-17 2016-11-15 Shin-Etsu Handotai Co., Ltd. Reclaiming processing method for delaminated wafer
WO2013057865A1 (ja) 2011-10-17 2013-04-25 信越半導体株式会社 剥離ウェーハの再生加工方法
WO2013088636A1 (ja) 2011-12-15 2013-06-20 信越半導体株式会社 Soiウェーハの製造方法
US9240344B2 (en) 2011-12-15 2016-01-19 Shin-Etsu Handotai Co., Ltd. Method for manufacturing SOI wafer
WO2013102968A1 (ja) 2012-01-06 2013-07-11 信越半導体株式会社 貼り合わせsoiウェーハの製造方法
US9093497B2 (en) 2012-01-24 2015-07-28 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded SOI wafer
WO2013111242A1 (ja) 2012-01-24 2013-08-01 信越半導体株式会社 貼り合わせsoiウェーハの製造方法
WO2014118851A1 (ja) 2013-02-01 2014-08-07 信越半導体株式会社 Soiウェーハの製造方法及びsoiウェーハ
KR20150112968A (ko) 2013-02-01 2015-10-07 신에쯔 한도타이 가부시키가이샤 Soi 웨이퍼의 제조방법 및 soi 웨이퍼
WO2014192207A1 (ja) 2013-05-29 2014-12-04 信越半導体株式会社 貼り合わせウェーハの製造方法
KR20160013037A (ko) 2013-05-29 2016-02-03 신에쯔 한도타이 가부시키가이샤 접합 웨이퍼의 제조방법
KR20160023712A (ko) 2013-06-26 2016-03-03 신에쯔 한도타이 가부시키가이샤 접합 웨이퍼의 제조방법
WO2014207988A1 (ja) 2013-06-26 2014-12-31 信越半導体株式会社 貼り合わせウェーハの製造方法
US9859149B2 (en) 2013-06-26 2018-01-02 Shin-Etsu Handotai Co., Ltd. Method of producing bonded wafer with uniform thickness distribution
DE102014215187B4 (de) 2013-08-02 2024-02-29 Disco Corporation Verfahren zum Bearbeiten eines geschichteten Wafers
US9543189B2 (en) 2013-08-02 2017-01-10 Disco Corporation Laminated wafer processing method
DE102014215187A1 (de) 2013-08-02 2015-02-05 Disco Corporation Verfahren zum Bearbeiten eines geschichteten Wafers
KR20160044479A (ko) 2013-08-21 2016-04-25 신에쯔 한도타이 가부시키가이샤 접합웨이퍼의 제조방법
US9673086B2 (en) 2013-08-21 2017-06-06 Shin-Etsu Handotai Co., Ltd. Method of producing bonded wafer
WO2015033516A1 (ja) 2013-09-05 2015-03-12 信越半導体株式会社 貼り合わせウェーハの製造方法
KR20160052551A (ko) 2013-09-05 2016-05-12 신에쯔 한도타이 가부시키가이샤 접합 웨이퍼의 제조방법
US9679800B2 (en) 2013-09-05 2017-06-13 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
WO2015056386A1 (ja) 2013-10-17 2015-04-23 信越半導体株式会社 貼り合わせウェーハの製造方法
KR20160070058A (ko) 2013-10-17 2016-06-17 신에쯔 한도타이 가부시키가이샤 접합 웨이퍼의 제조방법
US9865497B2 (en) 2013-10-17 2018-01-09 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
KR20160110397A (ko) 2014-01-27 2016-09-21 신에쯔 한도타이 가부시키가이샤 반도체 웨이퍼의 세정조 및 접합 웨이퍼의 제조방법
WO2015111383A1 (ja) 2014-01-27 2015-07-30 信越半導体株式会社 半導体ウェーハの洗浄槽及び貼り合わせウェーハの製造方法
KR20160132017A (ko) 2014-03-10 2016-11-16 신에쯔 한도타이 가부시키가이샤 접합 soi웨이퍼의 제조방법
US9793154B2 (en) 2014-03-10 2017-10-17 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded SOI wafer
KR20160134661A (ko) 2014-03-18 2016-11-23 신에쯔 한도타이 가부시키가이샤 접합웨이퍼의 제조방법
US9773694B2 (en) 2014-03-18 2017-09-26 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
KR20170038809A (ko) 2014-07-28 2017-04-07 신에쯔 한도타이 가부시키가이샤 게르마늄 웨이퍼의 연마방법
US9842763B2 (en) 2014-09-26 2017-12-12 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
KR20180016394A (ko) 2015-06-15 2018-02-14 신에쯔 한도타이 가부시키가이샤 Soi웨이퍼의 제조방법
US10204824B2 (en) 2015-06-15 2019-02-12 Shin-Etsu Handotai Co., Ltd. Method for producing SOI wafer
JP2018530925A (ja) * 2015-09-18 2018-10-18 胡 兵HU, Bing 半導体基板本体及びその上の機能層を分離する方法
US10763127B2 (en) 2016-02-19 2020-09-01 Shin-Etsu Handotai Co., Ltd. Heat treatment method for semiconductor wafer
WO2017217129A1 (ja) * 2016-06-14 2017-12-21 信越半導体株式会社 貼り合わせウェーハの製造方法
JP2017224680A (ja) * 2016-06-14 2017-12-21 信越半導体株式会社 貼り合わせウェーハの製造方法
JPWO2017221546A1 (ja) * 2016-06-24 2018-09-27 富士電機株式会社 半導体装置の製造方法および半導体装置
US10622212B2 (en) 2016-06-24 2020-04-14 Fuji Electric Co., Ltd. Semiconductor device manufacturing method and semiconductor device
WO2017221546A1 (ja) * 2016-06-24 2017-12-28 富士電機株式会社 半導体装置の製造方法および半導体装置
US11087986B2 (en) 2016-06-24 2021-08-10 Fuji Electric Co., Ltd. Semiconductor device manufacturing method and semiconductor device
JP2022513855A (ja) * 2018-12-18 2022-02-09 長江存儲科技有限責任公司 転写された相互接続層を有する3次元メモリデバイスおよびそれらを形成するための方法
WO2021225101A1 (ja) 2020-05-08 2021-11-11 信越化学工業株式会社 圧電体複合基板およびその製造方法
JP2021177532A (ja) * 2020-05-08 2021-11-11 信越化学工業株式会社 圧電体複合基板およびその製造方法
KR20230007355A (ko) 2020-05-08 2023-01-12 신에쓰 가가꾸 고교 가부시끼가이샤 압전체 복합 기판 및 그 제조 방법

Also Published As

Publication number Publication date
FR2681472B1 (fr) 1993-10-29
USRE39484E1 (en) 2007-02-06
EP0533551A1 (fr) 1993-03-24
FR2681472A1 (fr) 1993-03-19
US5374564A (en) 1994-12-20
EP0533551B1 (fr) 2000-08-09
JP3048201B2 (ja) 2000-06-05
DE69231328D1 (de) 2000-09-14
DE69231328T2 (de) 2001-02-22

Similar Documents

Publication Publication Date Title
JPH05211128A (ja) 薄い半導体材料フィルムの製造方法
US6500732B1 (en) Cleaving process to fabricate multilayered substrates using low implantation doses
US7056808B2 (en) Cleaving process to fabricate multilayered substrates using low implantation doses
KR100400684B1 (ko) 반도체물질 박막의 제조방법
US6103597A (en) Method of obtaining a thin film of semiconductor material
US6306730B2 (en) Method of fabricating an SOI wafer and SOI wafer fabricated by the method
US6054363A (en) Method of manufacturing semiconductor article
US6429104B1 (en) Method for forming cavities in a semiconductor substrate by implanting atoms
US5877070A (en) Method for the transfer of thin layers of monocrystalline material to a desirable substrate
JP4331593B2 (ja) 半導体材料からなるフィルムまたは層およびフィルムまたは層の製造方法
KR100776381B1 (ko) 접합웨이퍼의 제조방법 및 그 방법으로 제조된 접합웨이퍼
US20010016402A1 (en) Smoothing method for cleaved films made using thermal treatment
AU745315B2 (en) Method for manufacturing semiconductor article
JP3900741B2 (ja) Soiウェーハの製造方法
US20020187619A1 (en) Gettering process for bonded SOI wafers
US8466039B2 (en) Pressurized treatment of substrates to enhance cleaving process
JPH0719738B2 (ja) 接合ウェーハ及びその製造方法
JPH1187668A (ja) Soi基板の製造方法
JP3456521B2 (ja) Soi基板の製造方法
CN112262467B (zh) 将硅薄层移转的方法
EP3652780B1 (en) Method of manufacture of a semiconductor on insulator structure
CN118943075A (en) Method for transferring thin silicon layer

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080324

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090324

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100324

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110324

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120324

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130324

Year of fee payment: 13

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130324

Year of fee payment: 13