[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

GB0914251D0 - A hybrid substrate - Google Patents

A hybrid substrate

Info

Publication number
GB0914251D0
GB0914251D0 GBGB0914251.4A GB0914251A GB0914251D0 GB 0914251 D0 GB0914251 D0 GB 0914251D0 GB 0914251 A GB0914251 A GB 0914251A GB 0914251 D0 GB0914251 D0 GB 0914251D0
Authority
GB
United Kingdom
Prior art keywords
hybrid substrate
hybrid
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
GBGB0914251.4A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University College Cork
Original Assignee
University College Cork
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University College Cork filed Critical University College Cork
Priority to GBGB0914251.4A priority Critical patent/GB0914251D0/en
Publication of GB0914251D0 publication Critical patent/GB0914251D0/en
Priority to PCT/IE2010/000049 priority patent/WO2011018780A1/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/185Joining of semiconductor bodies for junction formation
    • H01L21/187Joining of semiconductor bodies for junction formation by direct bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/8258Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using a combination of technologies covered by H01L21/8206, H01L21/8213, H01L21/822, H01L21/8252, H01L21/8254 or H01L21/8256

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
GBGB0914251.4A 2009-08-14 2009-08-14 A hybrid substrate Ceased GB0914251D0 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
GBGB0914251.4A GB0914251D0 (en) 2009-08-14 2009-08-14 A hybrid substrate
PCT/IE2010/000049 WO2011018780A1 (en) 2009-08-14 2010-08-16 A process for manufacturing a hybrid substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB0914251.4A GB0914251D0 (en) 2009-08-14 2009-08-14 A hybrid substrate

Publications (1)

Publication Number Publication Date
GB0914251D0 true GB0914251D0 (en) 2009-09-30

Family

ID=41171415

Family Applications (1)

Application Number Title Priority Date Filing Date
GBGB0914251.4A Ceased GB0914251D0 (en) 2009-08-14 2009-08-14 A hybrid substrate

Country Status (2)

Country Link
GB (1) GB0914251D0 (en)
WO (1) WO2011018780A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2971885A1 (en) 2011-02-18 2012-08-24 Commissariat Energie Atomique METHOD FOR MAKING A SUBSTRATE SUPPORT
FR3144389A1 (en) * 2022-12-22 2024-06-28 Soitec METHOD FOR MANUFACTURING A STRUCTURE COMPRISING AT LEAST TWO PAVERS ON A SUBSTRATE

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2681472B1 (en) 1991-09-18 1993-10-29 Commissariat Energie Atomique PROCESS FOR PRODUCING THIN FILMS OF SEMICONDUCTOR MATERIAL.
US5545291A (en) * 1993-12-17 1996-08-13 The Regents Of The University Of California Method for fabricating self-assembling microstructures
US6616854B2 (en) * 2001-12-17 2003-09-09 Motorola, Inc. Method of bonding and transferring a material to form a semiconductor device
US7119365B2 (en) * 2002-03-26 2006-10-10 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate
KR20080080833A (en) 2007-03-02 2008-09-05 삼성전자주식회사 Methods of fabricating semiconductor wafer
KR101443580B1 (en) 2007-05-11 2014-10-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Method for manufacturing semiconductor device
JP5507063B2 (en) * 2007-07-09 2014-05-28 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device

Also Published As

Publication number Publication date
WO2011018780A1 (en) 2011-02-17

Similar Documents

Publication Publication Date Title
GB0916758D0 (en) A hybrid component
EP2340752A4 (en) A bread-toaster
GB0908606D0 (en) A stereo-endoscope
EP2417623A4 (en) Techniques for processing a substrate
WO2011070325A9 (en) A structure
EP2417622A4 (en) Techniques for processing a substrate
EP2407006A4 (en) Hybrid electroluminescent assembly
EP2417624A4 (en) Techniques for processing a substrate
GB0905731D0 (en) Hybrid component
GB0920986D0 (en) Substrate patterning
GB0922260D0 (en) A pipe-liner
EP2337606A4 (en) A hybrid guidewire
EP2358251A4 (en) A dustcup
ZA201108798B (en) A block
PL2453774T3 (en) Carrier for a box
GB0914251D0 (en) A hybrid substrate
GB2470103B (en) A battery
GB201001904D0 (en) A structure
GB2458284B (en) A button-cuff
GB0910040D0 (en) Substrate structure
GB0808288D0 (en) A different windturbine
AU4728P (en) Sunparaprero Mandevilla hybrid
AU4134P (en) CandyKisses Hemizygia hybrid
AU4398P (en) CandyCones Isopogon hybrid
AU4719P (en) Sunsurfpivemi Petunia hybrid

Legal Events

Date Code Title Description
AT Applications terminated before publication under section 16(1)