Skip header Section
Skip Bibliometrics Section
Asynchronous Sequential Switching CircuitJanuary 1983
- Author:
- Stephen H. Unger
Abstract
No abstract available.
Cited By
- Agyekum M and Nowick S An error-correcting unordered code and hardware support for robust asynchronous global communication Proceedings of the Conference on Design, Automation and Test in Europe, (765-770)
- Almukhaizim S and Makris Y (2007). Concurrent Error Detection Methods for Asynchronous Burst-Mode Machines, IEEE Transactions on Computers, 56:6, (785-798), Online publication date: 1-Jun-2007.
- de Oliveira D, Strum M and Chau W Miriã_SI Proceedings of the 18th annual symposium on Integrated circuits and system design, (56-61)
- Chang L and Cheng F Automatic Synthesis of Composable Sequential Quantum Boolean Circuits Proceedings of the 2005 International Conference on Computer Design, (289-296)
- Almukhaizim S and Makris Y Concurrent Error Detection in Asynchronous Burst-Mode Controllers Proceedings of the conference on Design, Automation and Test in Europe - Volume 2, (1272-1277)
- Jeong C and Nowick S Fast hazard detection in combinational circuits Proceedings of the 41st annual Design Automation Conference, (592-595)
- Brzozowski J and Ésik Z (2019). Hazard Algebras, Formal Methods in System Design, 23:3, (223-256), Online publication date: 1-Nov-2003.
- Ernst D, Kim N, Das S, Pant S, Rao R, Pham T, Ziesler C, Blaauw D, Austin T, Flautner K and Mudge T Razor Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
- Raja T, Agrawal V and Bushnell M Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Proceedings of the 16th International Conference on VLSI Design
- Brzozowski J, Ésik Z and Iland Y Algebras for hazard detection Beyond two, (3-24)
- Sotiriou C Implementing asynchronous circuits using a conventional EDA tool-flow Proceedings of the 39th annual Design Automation Conference, (415-418)
- Love C and Jordan H (2000). Oscillatory Metastability in Optical Network Synchronizer Circuits, The Journal of Supercomputing, 16:3, (165-176), Online publication date: 1-Jul-2000.
- Tekumalla R and Menon P (2000). On Redundant Path Delay Faults in Synchronous Sequential Circuits, IEEE Transactions on Computers, 49:3, (277-282), Online publication date: 1-Mar-2000.
- Hsieh H, Balarin F, Lavagno L and Sangiovanni-Vincentelli A Efficient methods for embedded system design space exploration Proceedings of the 37th Annual Design Automation Conference, (607-612)
- Psarakis M, Gizopoulos D, Paschalis A and Zorian Y (2019). Sequential Fault Modeling and Test Pattern Generation for CMOS Iterative Logic Arrays, IEEE Transactions on Computers, 49:10, (1083-1099), Online publication date: 1-Oct-2000.
- Beister J, Eckstein G and Wollowski R CASCADE Proceedings of the 21st international conference on Application and theory of petri nets, (445-454)
- Brunvand E, Nowick S and Yun K Practical advances in asynchronous design and in asynchronous/synchronous interfaces Proceedings of the 36th annual ACM/IEEE Design Automation Conference, (104-109)
- Fuhrer R and Nowick S OPTIMISTA Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, (7-13)
- Hsieh H and Balarin F Synchronous equivalence for embedded systems Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, (505-510)
- Flynn M, Hung P and Rudd K (1999). Deep-Submicron Microprocessor Design Issues, IEEE Micro, 19:4, (11-22), Online publication date: 1-Jul-1999.
- Beister J, Eckstein G and Wollowski R From STG to Extended-Burst-Mode Machines Proceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems
- Beerel P, Burch J and Meng T (2019). Checking Combinational Equivalence of Speed-Independent Circuits, Formal Methods in System Design, 13:1, (37-85), Online publication date: 1-May-1998.
- Akella V, Vaidya N and Redinbo G (1998). Asynchronous Comparison-Based Decoders for Delay-Insensitive Codes, IEEE Transactions on Computers, 47:7, (802-811), Online publication date: 1-Jul-1998.
- Cortadella J, Kishinevsky M, Kondratyev A, Lavagno L, Taubin A and Yakovlev A Lazy transition systems Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, (324-331)
- Coudert O A new paradigm for dichotomy-based constrained encoding Proceedings of the conference on Design, automation and test in Europe, (830-834)
- Kishinevsky M, Cortadella J and Kondratyev A Asynchronous interface specification, analysis and synthesis Proceedings of the 35th annual Design Automation Conference, (2-7)
- Wolf W (2019). Redundancy Removal during High-Level Synthesis Using Scheduling Don‘t-Cares, Journal of Electronic Testing: Theory and Applications, 11:3, (211-225), Online publication date: 1-Dec-1997.
- Lin K, Kuo C and Lin C (1997). Synthesis of Hazard-Free Asynchronous Circuits Based on Characteristic Graph, IEEE Transactions on Computers, 46:11, (1246-1263), Online publication date: 1-Nov-1997.
- Singh M and Nowick S Synthesis for Logical Initializability of Synchronous Finite State Machines Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
- Gizopoulos D, Psarakis M and Paschalis A Robust Sequential Fault Testing of Iterative Logic Arrays Proceedings of the 15th IEEE VLSI Test Symposium
- De Gloria A and Olivieri M (1996). Statistical Carry Lookahead Adders, IEEE Transactions on Computers, 45:3, (340-347), Online publication date: 1-Mar-1996.
- Theobald M, Nowick S and Wu T Espresso-HF Proceedings of the 33rd annual Design Automation Conference, (71-76)
- Kudva P, Gopalakrishnan G, Jacobson H and Nowick S Synthesis of hazard-free customized CMOS complex-gate networks under multiple-input changes Proceedings of the 33rd annual Design Automation Conference, (77-82)
- Ferrandi F, Fummi F, Macii E, Poncino M and Sciuto D Symbolic optimization of FSM networks based on sequential ATPG techniques Proceedings of the 33rd annual Design Automation Conference, (467-470)
- Banerjee S, Chakradhar s and Roy R Synchronous Test Generation Model for Asynchronous Circuits Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
- Fuhrer R, Lin B and Nowick S Symbolic hazard-free minimization and encoding of asynchronous finite state machines Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, (604-611)
- Unger S (1995). Hazards, Critical Races, and Metastability, IEEE Transactions on Computers, 44:6, (754-768), Online publication date: 1-Jun-1995.
- Wey C, Kang J and Fisher P (1995). Application of Bipartite Graphs for Achieving Race-Free State Assignments, IEEE Transactions on Computers, 44:8, (1002-1011), Online publication date: 1-Aug-1995.
- Lin B and Devadas S Synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, (542-549)
- Yun K, Lin B, Dill D and Devadas S Performance-driven synthesis of asynchronous controllers Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, (550-557)
- Siegel P and De Micheli G Decomposition methods for library binding of speed-independent asynchronous designs Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, (558-565)
- Lavagno L, Lioy A and Kishinevsky M Testing redundant asynchronous circuits by variable phase splitting Proceedings of the conference on European design automation, (328-333)
- Marshall A, Siegel P and Coates B (1994). Designing an Asynchronous Communications Chip, IEEE Design & Test, 11:2, (8-21), Online publication date: 1-Apr-1994.
- Nanya T, Ueno Y, Kagotani H, Kuwako M and Takamura A (1994). TITAC, IEEE Design & Test, 11:2, (50-63), Online publication date: 1-Apr-1994.
- Hauck S, Burns S, Borriello G and Ebeling C (1994). An FPGA for Implementing Asynchronous Circuits, IEEE Design & Test, 11:3, (60-69), Online publication date: 1-Jul-1994.
- Fisher P and Wu S (2019). Race-Free State Assignments for Synthesizing Large-Scale Asynchronous Sequential Logic Circuits, IEEE Transactions on Computers, 42:9, (1025-1034), Online publication date: 1-Sep-1993.
- Siegel P, De Micheli G and Dill D Automatic technology mapping for generalized fundamental-mode asynchronous designs Proceedings of the 30th international Design Automation Conference, (61-67)
- Wang H and Brayton R Input don't care sequences in FSM networks Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, (321-328)
- Whitaker S and Maki G (2019). Self Synchronized Asynchronous Sequential Pass Transistor Circuits, IEEE Transactions on Computers, 41:10, (1344-1348), Online publication date: 1-Oct-1992.
- Lavagno L, Moon C, Brayton R and Sangiovanni-Vincentelli A Solving the state assignment problem for signal transition graphs Proceedings of the 29th ACM/IEEE Design Automation Conference, (568-572)
- Aghadasi F Asynchronous state machine synthesis using data driven clocks Proceedings of the conference on European design automation, (9-14)
- Vanbekbergen P, Lin B, Goosens G and De Man H A generalized state assignment theory for transformation on signal transition graphs Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (112-117)
- Devadas S, Keutzer K, Malik S and Wang A Verification of asynchronous interface circuits with bounded wire delays Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (188-195)
- Lam W, Brayton R and Sangiovanni-Vincentelli A Valid clocking in wavepipelined circuits Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (518-525)
- Yun K and Dill D Automatic synthesis of 3D asynchronous state machines Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (576-580)
- Beerel P and Meng T Automatic gate-level synthesis of speed-independent circuits Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (581-586)
- Nowick S and Dill D Exact two-level minimization of hazard-free logic with multiple-input changes Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (626-630)
- Kung D Hazard-non-increasing gate-level optimization algorithms Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (631-634)
- Chew M and Strojwas A Utilizing logic information in multi-level timing simulation Proceedings of the 28th ACM/IEEE Design Automation Conference, (215-218)
- Lavagno L, Keutzer K and Sangiovanni-Vincentelli A Algorithms for synthesis of hazard-free asynchronous circuits Proceedings of the 28th ACM/IEEE Design Automation Conference, (302-308)
- Ladd M and Birmingham W Synthesis of multiple-input change asynchronous finite state machines Proceedings of the 28th ACM/IEEE Design Automation Conference, (309-314)
- Kannan L and Sarma D Fast heuristic algorithms for finite state machine minimization Proceedings of the conference on European design automation, (192-196)
- Goel A and Kalia A Simulation of ram-based asynchronous sequential circuits Proceedings of the 23rd annual symposium on Simulation, (123-126)
- Goel A and Kalia A (1990). Simulation of ram-based asynchronous sequential circuits, ACM SIGSIM Simulation Digest, 20:4, (123-126), Online publication date: 1-Apr-1990.
- Avedillo M, Quintana J and Huertas J A new method for the state reduction of incompletely specified finite sequential machines Proceedings of the conference on European design automation, (552-556)
- Berthet C and Cerny E (2019). An Algebraic Model for Asynchronous Circuits Verification, IEEE Transactions on Computers, 37:7, (835-847), Online publication date: 1-Jul-1988.
- Bhasker J and Samad T (1988). Compacting MIMOLA microcode, ACM SIGMICRO Newsletter, 19:1-2, (40-44), Online publication date: 1-Jun-1988.
- Bhasker J and Samad T Compacting MIMOLA microcode Proceedings of the 20th annual workshop on Microprogramming, (97-105)
- Unger S and Tan C (1986). Clocking Schemes for High-Speed Digital Systems, IEEE Transactions on Computers, 35:10, (880-895), Online publication date: 1-Oct-1986.
- Haskin R (1980). Hardware for searching very large text databases, ACM SIGIR Forum, 15:2, (49-56), Online publication date: 30-Apr-1980.
- Haskin R Hardware for searching very large text databases Proceedings of the fifth workshop on Computer architecture for non-numeric processing, (49-56)
- Strom B Proof of the equivalent realizability of a time-bounded arbiter and a runt-free inertial delay Proceedings of the 6th annual symposium on Computer architecture, (178-181)
- Yang T and Wojcik A Parallel and serial decompositions of multi-valued sequential machines Proceedings of the eighth international symposium on Multiple-valued logic, (179-186)
- Thayse A and Deschamps J Logic properties of unate and of symmetric discrete functions Proceedings of the sixth international symposium on Multiple-valued logic, (79-87)
- Huertas J and Acha J Synthesis of p-valued asynchronous sequential circuits by using a general clock function Proceedings of the sixth international symposium on Multiple-valued logic, (102-109)
- Hemming C and Szygenda S (1972). Modular requirements for digital logic simulation at a predefined functional level, ACM SIGDA Newsletter, 2:2-3, (4-16), Online publication date: 1-Sep-1972.
- Lewis D Hazard detection by a quinary simulation of logic devices with bounded propagation delays Proceedings of the 9th Design Automation Workshop, (157-164)
- Hemming C and Szygenda S Modular requirements for digital logic simulation at a predefined functional level Proceedings of the ACM annual conference - Volume 1, (380-389)
- Seitz C Asynchronous machines exhibiting concurrency Record of the Project MAC conference on concurrent systems and parallel computation, (93-106)
- Hsieh E, Tan C and Newborn M Uniform modular realization of sequential machines Proceedings of the 1968 23rd ACM national conference, (613-621)
Index Terms
- Asynchronous Sequential Switching Circuit
Please enable JavaScript to view thecomments powered by Disqus.
Recommendations
Stored State Asynchronous Sequential Circuits
A method is described for realizing asynchronous sequential circuits in a manner analogous to the stored state method for synchronous sequential circuits. The method simplifies the process of constructing asynchronous sequential circuits, allows ...
A State Assignment Approach to Asynchronous CMOS Circuit Design
Present a new algorithm for state assignment in asynchronous circuits so that for each circuit state transition, only one (secondary) state variable switches. No intermediate unstable states are used. The resultant circuits operate at optimum speed in ...
Pulse Input Asynchronous Sequential Circuits
Traditionally, synchronous sequential circuits are considered controlled by input pulses, and asynchronous sequential circuits by input levels. The aim of this note is to study the general properties of a class of asynchronous circuits with some inputs ...