Article

Free access

Optimal clock period FPGA technology mapping for sequential circuits

Authors:

Peichen Pan,

C. L. LiuAuthors Info & Claims

DAC '96: Proceedings of the 33rd annual Design Automation Conference

Pages 720 - 725

https://doi.org/10.1145/240518.240655

Published: 01 June 1996 Publication History

PDF eReader

References

[1]

N. Bhat and D. Hill. Routable technology mapping %r FP- GAs. In A CM/SIGDA Workshop on FPGAs, pages 143-148, 1992.

Google Scholar

[2]

J. Cong and Y. Ding. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. on Computer-Aided Design, 13:1-11, 1994.

Digital Library

Google Scholar

[3]

J. Cong and Y. Ding. On area/depth trade-off in LUT-based FPGA technology mapping. IEEE Trans. on VLSI Systems, 2:137-148, 1994.

Digital Library

Google Scholar

[4]

A. H. Farrahi and M. Sarrafzadeh. Complexity of the lookup-table minimization problem for FPGA technology mapping. IEEE Trans. on Computer-Aided Design, 13:1319- 1332, 1994.

Digital Library

Google Scholar

[5]

R. J. Francis, J. Rose, and Z. Vranesic. Chortle-crf: Fast technology mapping for lookup table-based FPGAs. In A CM/IEEE Design Automation Conf. (DA C), pages 227- 233, 1991.

Digital Library

Google Scholar

[6]

R. J. Francis, J. Rose, and Z. Vranesic. Technology mapping for lookup table-based FPGAs for performance. In Intl. Conf. on Computer-Aided Design (ICCAD), pages 568-571, 1991.

Crossref

Google Scholar

[7]

K. Karplus. Xmap: A technology mapper for table-lookup FPGAs. In A CM//IEEE Design Automation Conf. (DA C), pages 240-243, 1991.

Digital Library

Google Scholar

[8]

C. E. Leiserson, F. M. Bose, and J. B. Saxe. Optimizing synchronous circuitry by retiming. In Proc. 3rd CaItech Co@ on VLSI, pages 87-116, 1983.

Google Scholar

[9]

A. Mathur and C. L. Liu. Performance driven technology mapping for lookup-table based FPGAs using the general delay model. In A CM/SIGDA Workshop on Field Programmable Gate Arrays, 1994.

Google Scholar

[10]

R. Murgai, R.K. Brayton, and A. Sangiovanni-Vincentelli. Sequential synthesis for table look up programmable gate arrays. In ACM//IEEE Design Automation Conf. (DAC), pages 224-229, 1993.

Digital Library

Google Scholar

[11]

F{. Murgai, N. Shenoy, F{.K. Brayton, and A. Sangiovanni- Vincentelli. Improved logic synthesis algorithms for table look up architectures. In Intl. Co@ on Computer-Aided Design (ICCAD), pages 564-567, 1991.

Google Scholar

[12]

P. Pan and C. L. Liu. Technology mapping of sequential circuits for LUT-based FPGAs for performance. In A CM/SIGDA Intl. Symposium on Field-Programmable Gate Arrays, pages 58-64, 1996.

Digital Library

Google Scholar

[13]

P. Sawkar and D. Thomas. Area and delay mapping for table-look-up based field programmable gate arrays. In A CM/IEEE Design Automation Conf. (DA C), pages 368- 373, 1992.

Digital Library

Google Scholar

[14]

M. Schlag, J. Kong, and P.K. Chan. F{outability-driven technology mapping for lookup table-based FPGA's. IEEE Trans. on Computer-Aided Design, 13:13-26, 1994.

Digital Library

Google Scholar

[15]

U. Weinmann and W. Rosenstiel. Technology mapping for sequential circuits based on retiming techniques. In Proc. European Design Automation Conf., pages 318-323, 1993.

Crossref

Google Scholar

[16]

N.-S. Woo. A heuristic method for FPGA technology mapping based on the edge visibility. In A CM/IEEE Design Automation Conf. (DA C), pages 248-251, 1991.

Digital Library

Google Scholar

[17]

Xilinx. The Programmable Gate Arrays Data Book. Xilinx, San Jose, CA, 1993.

Google Scholar

[18]

H. Yang and D. F. Wong. Edge-Map: Optimal performance driven technology mapping for iterative LUT based FPGA designs. In Intl. Conf. on C~mputer-Aided Design (ICCAD), pages 150-155, 1994.

Digital Library

Google Scholar

Cited By

View all

Khurshid B(2017)LUT based realization of fixed-point multipliers targeting state-of-art FPGAsDesign Automation for Embedded Systems10.1007/s10617-017-9184-x21:2(89-115)Online publication date: 1-Jun-2017
https://dl.acm.org/doi/10.1007/s10617-017-9184-x
Pan P(2016)Sequential Circuit Technology MappingEncyclopedia of Algorithms10.1007/978-1-4939-2864-4_364(1952-1956)Online publication date: 22-Apr-2016
https://doi.org/10.1007/978-1-4939-2864-4_364
Pan P(2014)Sequential Circuit Technology MappingEncyclopedia of Algorithms10.1007/978-3-642-27848-8_364-2(1-5)Online publication date: 30-Dec-2014
https://doi.org/10.1007/978-3-642-27848-8_364-2
Show More Cited By

Index Terms

Optimal clock period FPGA technology mapping for sequential circuits
1. Hardware
  1. Integrated circuits
    1. Logic circuits
      1. Sequential circuits

Recommendations

Optimal clock period FPGA technology mapping for sequential circuits

We study the technology mapping problem for sequential circuits for look-up table (LUT) based field programmable gate arrays (FPGAs). Existing approaches to the problem simply remove the flip-flops (FFs), then map the remaining combinational logic, and ...
Clock Power Analysis of Low Power Clock Gated Arithmetic Logic Unit on Different FPGA
CICN '14: Proceedings of the 2014 International Conference on Computational Intelligence and Communication Networks

This paper, deals with Latch Free Clock Gating technique for reduction of clock power and total power consumption in Low Power Arithmetic and Logic Unit and we have analysed power reduction on different FPGA devices. Without latch free clock gating ...
Dual-output LUT merging during FPGA technology mapping
ICCAD '20: Proceedings of the 39th International Conference on Computer-Aided Design

Modern commercial Field-Programmable Gate Array (FPGA) architectures support dual-output look-up tables (LUTs). If the number of total inputs in two small LUTs do not exceed the constraint, e.g., 5 in Xilinx UltraScale+ series, we can pack them into one ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '96: Proceedings of the 33rd annual Design Automation Conference

June 1996

839 pages

ISBN:0897917790

DOI:10.1145/240518

Chairmen:
Thomas P. Pennino
Bell Labs, Holmdel, NJ
,
Ellen J. Yoffa
IBM Corp., Yorktown Heights, NY

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1996

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC96

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC96: The 33rd Design Automation Conference

June 3 - 7, 1996

Nevada, Las Vegas, USA

Acceptance Rates

DAC '96 Paper Acceptance Rate 142 of 377 submissions, 38%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
227
Total Downloads

Downloads (Last 12 months)29
Downloads (Last 6 weeks)4

Reflects downloads up to 18 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Khurshid B(2017)LUT based realization of fixed-point multipliers targeting state-of-art FPGAsDesign Automation for Embedded Systems10.1007/s10617-017-9184-x21:2(89-115)Online publication date: 1-Jun-2017
Pan P(2016)Sequential Circuit Technology MappingEncyclopedia of Algorithms10.1007/978-1-4939-2864-4_364(1952-1956)Online publication date: 22-Apr-2016
Pan P(2014)Sequential Circuit Technology MappingEncyclopedia of Algorithms10.1007/978-3-642-27848-8_364-2(1-5)Online publication date: 30-Dec-2014
Cong JHu JKoh C(2012)Transformation from ad hoc EDA to algorithmic EDAProceedings of the 2012 ACM international symposium on International Symposium on Physical Design10.1145/2160916.2160929(57-62)Online publication date: 25-Mar-2012
Pan P(2008)Sequential Circuit Technology MappingEncyclopedia of Algorithms10.1007/978-0-387-30162-4_364(820-824)Online publication date: 2008
Hauck SDeHon A(2007)Reconfigurable ComputingundefinedOnline publication date: 2-Nov-2007
Chen DCong J(2004)DAOmapProceedings of the 2004 IEEE/ACM International conference on Computer-aided design10.1109/ICCAD.2004.1382677(752-759)Online publication date: 7-Nov-2004
Seidl UEckl KJohannes F(2003)Performance-Directed Retiming for FPGAs Using Post-Placement Delay InformationProceedings of the conference on Design, Automation and Test in Europe - Volume 110.5555/789083.1022818Online publication date: 3-Mar-2003
Eckl KMadre JZepter PLegl C(1999)A practical approach to multiple-class retimingProceedings of the 36th annual ACM/IEEE Design Automation Conference10.1145/309847.309920(237-242)Online publication date: 1-Jun-1999
Martin HRosenstiel WDewilde PRammig FMusgrave G(1998)A comparing study of technology mapping for FPGAProceedings of the conference on Design, automation and test in Europe10.5555/368058.368484(939-940)Online publication date: 23-Feb-1998
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Optimal clock period FPGA technology mapping for sequential circuits

Clock Power Analysis of Low Power Clock Gated Arithmetic Logic Unit on Different FPGA

Dual-output LUT merging during FPGA technology mapping