• Khurshid B. (2017). LUT based realization of fixed-point multipliers targeting state-of-art FPGAs. Design Automation for Embedded Systems. 21:2. (89-115). Online publication date: 1-Jun-2017.

    https://doi.org/10.1007/s10617-017-9184-x

  • Pan P. (2016). Sequential Circuit Technology Mapping. Encyclopedia of Algorithms. 10.1007/978-1-4939-2864-4_364. (1952-1956).

    http://link.springer.com/10.1007/978-1-4939-2864-4_364

  • Pan P. (2014). Sequential Circuit Technology Mapping. Encyclopedia of Algorithms. 10.1007/978-3-642-27848-8_364-2. (1-5).

    https://link.springer.com/10.1007/978-3-642-27848-8_364-2

  • Cong J. Transformation from ad hoc EDA to algorithmic EDA. Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design. (57-62).

    https://doi.org/10.1145/2160916.2160929

  • Pan P. (2008). Sequential Circuit Technology Mapping. Encyclopedia of Algorithms. 10.1007/978-0-387-30162-4_364. (820-824).

    https://link.springer.com/10.1007/978-0-387-30162-4_364

  • Chen D and Cong J. DAOmap. Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design. (752-759).

    https://doi.org/10.1109/ICCAD.2004.1382677

  • Seidl U, Eckl K and Johannes F. Performance-Directed Retiming for FPGAs Using Post-Placement Delay Information. Proceedings of the conference on Design, Automation and Test in Europe - Volume 1.

    /doi/10.5555/789083.1022818

  • Eckl K, Madre J, Zepter P and Legl C. A practical approach to multiple-class retiming. Proceedings of the 36th annual ACM/IEEE Design Automation Conference. (237-242).

    https://doi.org/10.1145/309847.309920

  • Kukimoto Y, Brayton R and Sawkar P. Delay-optimal technology mapping by DAG covering. Proceedings of the 35th annual Design Automation Conference. (348-351).

    https://doi.org/10.1145/277044.277142

  • Pan P and Lin C. A new retiming-based technology mapping algorithm for LUT-based FPGAs. Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays. (35-42).

    https://doi.org/10.1145/275107.275118

  • Martin H and Rosenstiel W. A comparing study of technology mapping for FPGA. Proceedings of the conference on Design, automation and test in Europe. (939-940).

    /doi/10.5555/368058.368484

  • Cong J and Wu C. FPGA synthesis with retiming and pipelining for clock period minimization of sequential circuits. Proceedings of the 34th annual Design Automation Conference. (644-649).

    https://doi.org/10.1145/266021.266309