Sequential Circuit Technology Mapping

1. Cong J, Ding Y (1994) FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans Comput Aided Des Integr Circuits Syst 13(1):1–12

   Article  Google Scholar 

2. Cong J, Wu C (1997) FPGA synthesis with retiming and pipelining for clock period minimization of sequential circuits. In: ACM/IEEE design automation conference, Anaheim

   Google Scholar 

3. Cong J, Wu C, Ding Y (1999) Cut ranking and pruning: enabling a general and efficient FPGA mapping solution. In: ACM international symposium on field-programmable gate arrays, Monterey

   Book  Google Scholar 

4. Keutzer K (1987) DAGON: technology binding and local optimization by DAG matching. In: ACM/IEEE design automation conference, Miami Beach

   Google Scholar 

5. Leiserson CE, Saxe JB (1991) Retiming synchronous circuitry. Algorithmica 6:5–35

   Article  MathSciNet  MATH  Google Scholar 

6. Mishchenko A, Chatterjee S, Brayton R, Pan P (2006) Integrating logic synthesis, technology mapping, and retiming. ERL technical report, EECS Department, UC Berkeley

   Google Scholar 

7. Pan P (1997) Continuous retiming algorithms and applications. In: IEEE international conference on computer design, Austin

   Google Scholar 

8. Pan P, Lin CC (1998) A new retiming-based technology mapping algorithm for LUT-based FPGAs. In: ACM international symposium on field-programmable gate arrays, Monterey

   Book  Google Scholar 

9. Pan P, Liu CL (1996) Optimal clock period FPGA technology mapping for sequential circuits. In: ACM/IEEE design automation conference, Las Vegas

   Book  Google Scholar 

10. Pan P, Liu CL (1998) Optimal clock period FPGA technology mapping for sequential circuits. ACM Trans Des Autom Electron Syst 3(3):437–462

    Article  Google Scholar 

Download references