EP1978553A3 - SOI substrate, method for manufacturing the same, and semiconductor device - Google Patents
SOI substrate, method for manufacturing the same, and semiconductor device Download PDFInfo
- Publication number
- EP1978553A3 EP1978553A3 EP08004498A EP08004498A EP1978553A3 EP 1978553 A3 EP1978553 A3 EP 1978553A3 EP 08004498 A EP08004498 A EP 08004498A EP 08004498 A EP08004498 A EP 08004498A EP 1978553 A3 EP1978553 A3 EP 1978553A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- substrate
- soi
- semiconductor device
- soi substrate
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000000758 substrate Substances 0.000 title abstract 11
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000013078 crystal Substances 0.000 abstract 2
- 239000011521 glass Substances 0.000 abstract 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 abstract 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 229910000077 silane Inorganic materials 0.000 abstract 1
- 229910052814 silicon oxide Inorganic materials 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Thin Film Transistor (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007097892 | 2007-04-03 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP1978553A2 EP1978553A2 (en) | 2008-10-08 |
| EP1978553A3 true EP1978553A3 (en) | 2010-06-16 |
Family
ID=39577755
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP08004498A Withdrawn EP1978553A3 (en) | 2007-04-03 | 2008-03-11 | SOI substrate, method for manufacturing the same, and semiconductor device |
Country Status (6)
| Country | Link |
|---|---|
| US (3) | US8034694B2 (zh) |
| EP (1) | EP1978553A3 (zh) |
| JP (1) | JP5354945B2 (zh) |
| KR (1) | KR101441939B1 (zh) |
| CN (1) | CN101281912B (zh) |
| TW (2) | TWI549223B (zh) |
Families Citing this family (65)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008123116A1 (en) | 2007-03-26 | 2008-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Soi substrate and method for manufacturing soi substrate |
| US7875881B2 (en) * | 2007-04-03 | 2011-01-25 | Semiconductor Energy Laboratory Co., Ltd. | Memory device and semiconductor device |
| US20080248629A1 (en) * | 2007-04-06 | 2008-10-09 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor substrate |
| CN101657907B (zh) * | 2007-04-13 | 2012-12-26 | 株式会社半导体能源研究所 | 光伏器件及其制造方法 |
| SG178762A1 (en) * | 2007-04-13 | 2012-03-29 | Semiconductor Energy Lab | Display device, method for manufacturing display device, and soi substrate |
| US7635617B2 (en) * | 2007-04-27 | 2009-12-22 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor substrate and manufacturing method of semiconductor device |
| US7825007B2 (en) * | 2007-05-11 | 2010-11-02 | Semiconductor Energy Laboratory Co., Ltd. | Method of joining a plurality of SOI substrates on a glass substrate by a heat treatment |
| KR101443580B1 (ko) * | 2007-05-11 | 2014-10-30 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Soi구조를 갖는 기판 |
| US8513678B2 (en) | 2007-05-18 | 2013-08-20 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device |
| US7960262B2 (en) * | 2007-05-18 | 2011-06-14 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device by applying laser beam to single-crystal semiconductor layer and non-single-crystal semiconductor layer through cap film |
| JP5459899B2 (ja) | 2007-06-01 | 2014-04-02 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| US7795111B2 (en) * | 2007-06-27 | 2010-09-14 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of SOI substrate and manufacturing method of semiconductor device |
| KR101404781B1 (ko) * | 2007-06-28 | 2014-06-12 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치의 제조 방법 |
| US8431451B2 (en) | 2007-06-29 | 2013-04-30 | Semicondutor Energy Laboratory Co., Ltd. | Display device and method for manufacturing the same |
| US7678668B2 (en) * | 2007-07-04 | 2010-03-16 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of SOI substrate and manufacturing method of semiconductor device |
| JP5486781B2 (ja) * | 2007-07-19 | 2014-05-07 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| US8314009B2 (en) * | 2007-09-14 | 2012-11-20 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate and method for manufacturing semiconductor device |
| JP5325404B2 (ja) * | 2007-09-21 | 2013-10-23 | 株式会社半導体エネルギー研究所 | Ｓｏｉ基板の作製方法 |
| US8236668B2 (en) * | 2007-10-10 | 2012-08-07 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
| JP5527956B2 (ja) * | 2007-10-10 | 2014-06-25 | 株式会社半導体エネルギー研究所 | 半導体基板の製造方法 |
| JP5490393B2 (ja) * | 2007-10-10 | 2014-05-14 | 株式会社半導体エネルギー研究所 | 半導体基板の製造方法 |
| US8163628B2 (en) * | 2007-11-01 | 2012-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor substrate |
| WO2009057669A1 (en) * | 2007-11-01 | 2009-05-07 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing photoelectric conversion device |
| JP5469851B2 (ja) * | 2007-11-27 | 2014-04-16 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| US7816232B2 (en) * | 2007-11-27 | 2010-10-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor substrate and semiconductor substrate manufacturing apparatus |
| JP5286046B2 (ja) * | 2007-11-30 | 2013-09-11 | 株式会社半導体エネルギー研究所 | 光電変換装置の製造方法 |
| JP5503876B2 (ja) * | 2008-01-24 | 2014-05-28 | 株式会社半導体エネルギー研究所 | 半導体基板の製造方法 |
| US7858495B2 (en) * | 2008-02-04 | 2010-12-28 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
| US8193071B2 (en) * | 2008-03-11 | 2012-06-05 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
| JP5654206B2 (ja) * | 2008-03-26 | 2015-01-14 | 株式会社半導体エネルギー研究所 | Ｓｏｉ基板の作製方法及び該ｓｏｉ基板を用いた半導体装置 |
| JP2009260315A (ja) * | 2008-03-26 | 2009-11-05 | Semiconductor Energy Lab Co Ltd | Ｓｏｉ基板の作製方法及び半導体装置の作製方法 |
| EP2105957A3 (en) * | 2008-03-26 | 2011-01-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing soi substrate and method for manufacturing semiconductor device |
| JP2009260313A (ja) * | 2008-03-26 | 2009-11-05 | Semiconductor Energy Lab Co Ltd | Ｓｏｉ基板の作製方法及び半導体装置の作製方法 |
| JP5700617B2 (ja) | 2008-07-08 | 2015-04-15 | 株式会社半導体エネルギー研究所 | Ｓｏｉ基板の作製方法 |
| JP5663150B2 (ja) * | 2008-07-22 | 2015-02-04 | 株式会社半導体エネルギー研究所 | Ｓｏｉ基板の作製方法 |
| JP5216716B2 (ja) | 2008-08-20 | 2013-06-19 | 株式会社半導体エネルギー研究所 | 発光装置及びその作製方法 |
| SG159476A1 (en) * | 2008-08-28 | 2010-03-30 | Semiconductor Energy Lab | Method for manufacturing semiconductor layer and semiconductor device |
| JP5580010B2 (ja) * | 2008-09-05 | 2014-08-27 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| US8741740B2 (en) * | 2008-10-02 | 2014-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
| SG162675A1 (en) * | 2008-12-15 | 2010-07-29 | Semiconductor Energy Lab | Manufacturing method of soi substrate and manufacturing method of semiconductor device |
| SG163481A1 (en) | 2009-01-21 | 2010-08-30 | Semiconductor Energy Lab | Method for manufacturing soi substrate and semiconductor device |
| JP2010251724A (ja) * | 2009-03-26 | 2010-11-04 | Semiconductor Energy Lab Co Ltd | 半導体基板の作製方法 |
| JP5658916B2 (ja) * | 2009-06-26 | 2015-01-28 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| US8513090B2 (en) | 2009-07-16 | 2013-08-20 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor substrate, and semiconductor device |
| EP2282332B1 (en) * | 2009-08-04 | 2012-06-27 | S.O.I. TEC Silicon | Method for fabricating a semiconductor substrate |
| KR20120059509A (ko) * | 2009-08-25 | 2012-06-08 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 그 제작 방법 |
| JP5866088B2 (ja) * | 2009-11-24 | 2016-02-17 | 株式会社半導体エネルギー研究所 | Ｓｏｉ基板の作製方法 |
| JP5926887B2 (ja) * | 2010-02-03 | 2016-05-25 | 株式会社半導体エネルギー研究所 | Ｓｏｉ基板の作製方法 |
| US8357974B2 (en) * | 2010-06-30 | 2013-01-22 | Corning Incorporated | Semiconductor on glass substrate with stiffening layer and process of making the same |
| JP2012156495A (ja) | 2011-01-07 | 2012-08-16 | Semiconductor Energy Lab Co Ltd | Ｓｏｉ基板の作製方法 |
| US8735263B2 (en) | 2011-01-21 | 2014-05-27 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
| US8928010B2 (en) | 2011-02-25 | 2015-01-06 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
| US8802534B2 (en) | 2011-06-14 | 2014-08-12 | Semiconductor Energy Laboratory Co., Ltd. | Method for forming SOI substrate and apparatus for forming the same |
| JP5917861B2 (ja) * | 2011-08-30 | 2016-05-18 | 株式会社Ｓｃｒｅｅｎホールディングス | 基板処理方法 |
| CN102543691A (zh) * | 2012-03-16 | 2012-07-04 | 上海新储集成电路有限公司 | 一种绝缘体上硅材料的制备方法 |
| US9333211B2 (en) | 2013-02-22 | 2016-05-10 | University Of Houston System | Phosphaplatin mediated modulation of pigment epithelial derived factor and uses thereof |
| US9024282B2 (en) | 2013-03-08 | 2015-05-05 | Varian Semiconductor Equipment Associates, Inc. | Techniques and apparatus for high rate hydrogen implantation and co-implantion |
| CN104112694B (zh) * | 2013-04-22 | 2018-01-30 | 高地 | 用于薄膜转移的方法 |
| CN104925748B (zh) * | 2014-03-19 | 2017-06-13 | 中芯国际集成电路制造(上海)有限公司 | 一种提高晶圆间键合强度的方法 |
| JP2015233130A (ja) | 2014-05-16 | 2015-12-24 | 株式会社半導体エネルギー研究所 | 半導体基板および半導体装置の作製方法 |
| CN104808370B (zh) * | 2015-05-22 | 2017-10-31 | 合肥京东方光电科技有限公司 | 一种对盒设备、对位方法 |
| CN107275197A (zh) * | 2016-04-08 | 2017-10-20 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
| CN107785304B (zh) * | 2016-08-31 | 2020-03-20 | 沈阳硅基科技有限公司 | 以氮化物薄膜为绝缘埋层的soi材料及其制备方法 |
| CN110660722B (zh) * | 2019-10-15 | 2022-10-14 | 上海集成电路研发中心有限公司 | 一种临时键合结构及临时键合方法 |
| JP2024016305A (ja) * | 2020-12-18 | 2024-02-07 | Ａｇｃ株式会社 | 接合用ガラス体、及び接合体 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030183876A1 (en) * | 2002-03-26 | 2003-10-02 | Yutaka Takafuji | Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate |
| US20060038228A1 (en) * | 2004-08-18 | 2006-02-23 | Aitken Bruce G | High strain glass/glass-ceramic containing semiconductor-on-insulator structures |
| US20060099773A1 (en) * | 2004-11-10 | 2006-05-11 | Sharp Laboratories Of America, Inc. | Fabrication of a low defect germanium film by direct wafer bonding |
| US20060110899A1 (en) * | 2004-11-19 | 2006-05-25 | Konstantin Bourdelle | Methods for fabricating a germanium on insulator wafer |
| US20070020947A1 (en) * | 2005-07-13 | 2007-01-25 | Nicolas Daval | Method of reducing roughness of a thick insulating layer |
| FR2911430A1 (fr) * | 2007-01-15 | 2008-07-18 | Soitec Silicon On Insulator | "procede de fabrication d'un substrat hybride" |
Family Cites Families (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2681472B1 (fr) | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
| JPH08255762A (ja) * | 1995-03-17 | 1996-10-01 | Nec Corp | 半導体デバイスの製造方法 |
| JP4103968B2 (ja) | 1996-09-18 | 2008-06-18 | 株式会社半導体エネルギー研究所 | 絶縁ゲイト型半導体装置 |
| US6155909A (en) * | 1997-05-12 | 2000-12-05 | Silicon Genesis Corporation | Controlled cleavage system using pressurized fluid |
| US6388652B1 (en) | 1997-08-20 | 2002-05-14 | Semiconductor Energy Laboratory Co., Ltd. | Electrooptical device |
| US6686623B2 (en) | 1997-11-18 | 2004-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile memory and electronic apparatus |
| JP2000012864A (ja) | 1998-06-22 | 2000-01-14 | Semiconductor Energy Lab Co Ltd | 半導体装置の作製方法 |
| JP3385972B2 (ja) | 1998-07-10 | 2003-03-10 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法および貼り合わせウェーハ |
| US6271101B1 (en) | 1998-07-29 | 2001-08-07 | Semiconductor Energy Laboratory Co., Ltd. | Process for production of SOI substrate and process for production of semiconductor device |
| JP2000077287A (ja) * | 1998-08-26 | 2000-03-14 | Nissin Electric Co Ltd | 結晶薄膜基板の製造方法 |
| JP4476390B2 (ja) | 1998-09-04 | 2010-06-09 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JP2000124092A (ja) | 1998-10-16 | 2000-04-28 | Shin Etsu Handotai Co Ltd | 水素イオン注入剥離法によってｓｏｉウエーハを製造する方法およびこの方法で製造されたｓｏｉウエーハ |
| KR20000040104A (ko) | 1998-12-17 | 2000-07-05 | 김영환 | 실리콘 온 인슐레이터 웨이퍼의 제조방법 |
| JP2000349266A (ja) | 1999-03-26 | 2000-12-15 | Canon Inc | 半導体部材の製造方法、半導体基体の利用方法、半導体部材の製造システム、半導体部材の生産管理方法及び堆積膜形成装置の利用方法 |
| US6583440B2 (en) | 2000-11-30 | 2003-06-24 | Seiko Epson Corporation | Soi substrate, element substrate, semiconductor device, electro-optical apparatus, electronic equipment, method of manufacturing the soi substrate, method of manufacturing the element substrate, and method of manufacturing the electro-optical apparatus |
| JP4507395B2 (ja) * | 2000-11-30 | 2010-07-21 | セイコーエプソン株式会社 | 電気光学装置用素子基板の製造方法 |
| US6908797B2 (en) | 2002-07-09 | 2005-06-21 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
| US7508034B2 (en) * | 2002-09-25 | 2009-03-24 | Sharp Kabushiki Kaisha | Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device |
| JP2004134675A (ja) * | 2002-10-11 | 2004-04-30 | Sharp Corp | Ｓｏｉ基板、表示装置およびｓｏｉ基板の製造方法 |
| US7399681B2 (en) | 2003-02-18 | 2008-07-15 | Corning Incorporated | Glass-based SOI structures |
| US7176528B2 (en) | 2003-02-18 | 2007-02-13 | Corning Incorporated | Glass-based SOI structures |
| JP5110772B2 (ja) | 2004-02-03 | 2012-12-26 | 株式会社半導体エネルギー研究所 | 半導体薄膜層を有する基板の製造方法 |
| US7362739B2 (en) * | 2004-06-22 | 2008-04-22 | Intel Corporation | Methods and apparatuses for detecting clock failure and establishing an alternate clock lane |
| US7442631B2 (en) | 2005-02-10 | 2008-10-28 | Semiconductor Energy Laboratory Co., Ltd. | Doping method and method of manufacturing field effect transistor |
| JP4860287B2 (ja) * | 2005-02-10 | 2012-01-25 | 株式会社半導体エネルギー研究所 | ドーピング方法及び電界効果型トランジスタの作製方法 |
| US7674687B2 (en) | 2005-07-27 | 2010-03-09 | Silicon Genesis Corporation | Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process |
| KR20080042095A (ko) * | 2005-07-27 | 2008-05-14 | 실리콘 제너시스 코포레이션 | 제어된 클리빙 처리를 이용하여 플레이트 상에 다수의 타일영역을 제작하는 방법 및 구조 |
| JP2007097892A (ja) | 2005-10-05 | 2007-04-19 | Aruze Corp | 遊技機 |
| KR101299604B1 (ko) | 2005-10-18 | 2013-08-26 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 그 제조 방법 |
| US8153513B2 (en) | 2006-07-25 | 2012-04-10 | Silicon Genesis Corporation | Method and system for continuous large-area scanning implantation process |
| JP5048380B2 (ja) * | 2007-04-09 | 2012-10-17 | 信越化学工業株式会社 | 単結晶シリコン太陽電池の製造方法 |
| EP1986230A2 (en) * | 2007-04-25 | 2008-10-29 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing SOI substrate and method of manufacturing semiconductor device |
| KR101484296B1 (ko) * | 2007-06-26 | 2015-01-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 기판의 제작방법 |
-
2008
- 2008-03-06 CN CN2008100852148A patent/CN101281912B/zh not_active Expired - Fee Related
- 2008-03-10 US US12/073,741 patent/US8034694B2/en not_active Expired - Fee Related
- 2008-03-11 EP EP08004498A patent/EP1978553A3/en not_active Withdrawn
- 2008-03-12 KR KR1020080022773A patent/KR101441939B1/ko active IP Right Grant
- 2008-03-20 TW TW103120696A patent/TWI549223B/zh not_active IP Right Cessation
- 2008-03-20 TW TW097109890A patent/TWI450360B/zh not_active IP Right Cessation
- 2008-03-28 JP JP2008085412A patent/JP5354945B2/ja not_active Expired - Fee Related
-
2011
- 2011-10-06 US US13/267,024 patent/US8823063B2/en not_active Expired - Fee Related
-
2014
- 2014-07-21 US US14/336,245 patent/US9536774B2/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030183876A1 (en) * | 2002-03-26 | 2003-10-02 | Yutaka Takafuji | Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate |
| US20060038228A1 (en) * | 2004-08-18 | 2006-02-23 | Aitken Bruce G | High strain glass/glass-ceramic containing semiconductor-on-insulator structures |
| US20060099773A1 (en) * | 2004-11-10 | 2006-05-11 | Sharp Laboratories Of America, Inc. | Fabrication of a low defect germanium film by direct wafer bonding |
| US20060110899A1 (en) * | 2004-11-19 | 2006-05-25 | Konstantin Bourdelle | Methods for fabricating a germanium on insulator wafer |
| US20070020947A1 (en) * | 2005-07-13 | 2007-01-25 | Nicolas Daval | Method of reducing roughness of a thick insulating layer |
| FR2911430A1 (fr) * | 2007-01-15 | 2008-07-18 | Soitec Silicon On Insulator | "procede de fabrication d'un substrat hybride" |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI549223B (zh) | 2016-09-11 |
| KR20080090273A (ko) | 2008-10-08 |
| TW200845291A (en) | 2008-11-16 |
| TWI450360B (zh) | 2014-08-21 |
| EP1978553A2 (en) | 2008-10-08 |
| US8823063B2 (en) | 2014-09-02 |
| US8034694B2 (en) | 2011-10-11 |
| US9536774B2 (en) | 2017-01-03 |
| KR101441939B1 (ko) | 2014-09-18 |
| US20120025274A1 (en) | 2012-02-02 |
| US20140329371A1 (en) | 2014-11-06 |
| JP5354945B2 (ja) | 2013-11-27 |
| CN101281912B (zh) | 2013-01-23 |
| CN101281912A (zh) | 2008-10-08 |
| JP2008277789A (ja) | 2008-11-13 |
| US20080246109A1 (en) | 2008-10-09 |
| TW201448114A (zh) | 2014-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1978553A3 (en) | SOI substrate, method for manufacturing the same, and semiconductor device | |
| EP2267796A3 (en) | Separation method of nitride semiconductor layer, semiconductor device, manufacturing method thereof, semiconductor wafer, and manufacturing method thereof | |
| WO2009063844A1 (ja) | 半導体素子ならびに半導体素子製造法 | |
| WO2005079198A3 (en) | Wafer bonded virtual substrate and method for forming the same | |
| EP1988575A3 (en) | Semiconductor device | |
| JP2009111373A5 (zh) | ||
| EP2175054A3 (en) | Substrate for growing wurtzite type crystal and method for manufacturing the same and semiconductor device | |
| TW200727446A (en) | Stack type semiconductor device manufacturing method and stack type electronic component manufacturing method | |
| WO2006112995A3 (en) | Glass-based semiconductor on insulator structures and methods of making same | |
| EP2075840A3 (en) | Protection layer for wafer dicing and corresponding | |
| EP2996140A3 (en) | Multiple bonding layers for thin-wafer handling | |
| EP1993128A3 (en) | Method for manufacturing soi substrate | |
| TW200710927A (en) | Compound semiconductor device and method of manufacturing the compound semiconductor device | |
| WO2007094516A8 (en) | GaN-BASED SEMICONDUCTOR LIGHT-EMITTING DEVICE AND METHOD FOR THE FABRICATION THEREOF | |
| EP2006887A3 (en) | III-V Nitride semiconductor layer-bonded substrate and semiconductor device | |
| TW200943477A (en) | Method for manufacturing SOI substrate | |
| EP2055757A4 (en) | CIRCUIT CONNECTING MATERIAL, CONNECTING STRUCTURE OF A CIRCUIT MEMBER AND METHOD FOR PRODUCING THE CONNECTING STRUCTURE OF A CIRCUIT MEMBER | |
| EP2631945A3 (en) | Microelectronic package with terminals on dielectric mass | |
| WO2003083919A3 (en) | Method of manufacturing nanowires and electronic device | |
| EP1993127A3 (en) | Manufacturing method of soi substrate and manufacturing method of semiconductor device | |
| EP2325871A3 (en) | Semiconductor device and method of manufacturing the same | |
| WO2009060693A1 (ja) | デバイスおよびデバイス製造方法 | |
| WO2010025218A3 (en) | Composite semiconductor substrates for thin-film device layer transfer | |
| JP2010072529A5 (ja) | 液晶表示装置 | |
| WO2008152945A1 (ja) | 半導体発光装置及びその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
| AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
| PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
| AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR |
|
| AX | Request for extension of the european patent |
Extension state: AL BA MK RS |
|
| 17P | Request for examination filed |
Effective date: 20101202 |
|
| AKX | Designation fees paid |
Designated state(s): DE FI FR GB NL |
|
| 17Q | First examination report despatched |
Effective date: 20110202 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
| 18D | Application deemed to be withdrawn |
Effective date: 20141001 |