[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

CN103582939B - 氮化物半导体装置 - Google Patents

氮化物半导体装置 Download PDF

Info

Publication number
CN103582939B
CN103582939B CN201280027008.6A CN201280027008A CN103582939B CN 103582939 B CN103582939 B CN 103582939B CN 201280027008 A CN201280027008 A CN 201280027008A CN 103582939 B CN103582939 B CN 103582939B
Authority
CN
China
Prior art keywords
layer
wiring layer
electrode
nitride semiconductor
metal level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201280027008.6A
Other languages
English (en)
Other versions
CN103582939A (zh
Inventor
海原一裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Intellectual Property Management Co Ltd
Original Assignee
Panasonic Intellectual Property Management Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Intellectual Property Management Co Ltd filed Critical Panasonic Intellectual Property Management Co Ltd
Publication of CN103582939A publication Critical patent/CN103582939A/zh
Application granted granted Critical
Publication of CN103582939B publication Critical patent/CN103582939B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/4824Pads with extended contours, e.g. grid structure, branch structure, finger structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/07Structure, shape, material or disposition of the bonding areas after the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/07Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/08Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/07Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/09Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692Surface layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/80Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/812Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/034Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/03444Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
    • H01L2224/0345Physical vapour deposition [PVD], e.g. evaporation, or sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/034Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346Plating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04034Bonding areas specifically adapted for strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05026Disposition the internal layer being disposed in a recess of the surface
    • H01L2224/05027Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05671Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/37124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45014Ribbon connectors, e.g. rectangular cross-section
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48601Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/48611Tin (Sn) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48639Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48655Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48663Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48671Chromium (Cr) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48701Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/48711Tin (Sn) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48739Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48744Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48755Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48763Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48771Chromium (Cr) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48801Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/48811Tin (Sn) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48839Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48844Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48855Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48863Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48871Chromium (Cr) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1066Gate region of field-effect devices with PN junction gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12032Schottky diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13062Junction field-effect transistor [JFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13064High Electron Mobility Transistor [HEMT, HFET [heterostructure FET], MODFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Geometry (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

本发明的氮化物半导体装置具备:在氮化物半导体层之上形成的第1电极布线层以及第2电极布线层、在第1电极布线层以及第2电极布线层之上形成且具有第1开口部的第1绝缘膜、在第1绝缘膜之上形成且经由第1开口部而与第1电极布线层以及第2电极布线层分别连接的第1布线层(17a)以及第2布线层(17b)、在第1布线层以及第2布线层之上形成且具有第2开口部的第2绝缘膜(18)、和在第2绝缘膜之上形成且经由第2开口部而与第1布线层以及第2布线层分别连接的第1焊盘层(22a)以及第2焊盘层(22b)。

Description

氮化物半导体装置
技术领域
本发明涉及的氮化物半导体装置,特别涉及具有在活性区域之上形成的电极焊盘(pad)的氮化物半导体装置。
背景技术
由一般式AlxGal-x-yInyN(其中,0≤x≤1、0≤y≤1及0≤x+y≤1)表示的III-V族氮化物半导体,具有作为其物理特征的宽带隙和直接迁移型的带域构造,因此被应用于短波长光学元件。进而,由于III-V族氮化物半导体具有高的击穿电场以及高的饱和电子速度这一特征,因此还在研究将其应用于电子器件等。
特别是利用在半绝缘性基板之上依次外延生长的氮化铝镓(AlxGa1-xN、其中0<x≤1)层与氮化镓(GaN)层之间的界面所产生的二维电子气(2DimensionalElectronGas:2DEG)的异质结场效应晶体管(Hetero-junctionFieldEffectTransistor:HFET),作为高输出器件及高频器件而进行着开发。在HFET中,不仅从载流子供给层(N型AlGaN肖特基层)供给电子,还通过基于自发极化以及压电极化的极化效应来供给电荷。因此,使用了III-V族氮化物半导体的HFET的电子密度超过1013em-2。这比使用了砷化铝镓(AlGaAs)以及砷化镓(GaAs)的HFET要大一个量级左右。这样,在使用了III-V族氮化物半导体的HFET中,能够期待比使用了GaAs的HFET高的漏极电流密度,最大漏极电流超过1A/mm的元件例如在非专利文献1等中有所提到。再有,由于III-V族氮化物半导体具有宽带隙(例如GaN中为3.4eV),还表现出高的耐压特性,因此在使用了III-V族氮化物半导体的HFET中,能够使得栅极电极与漏极电极之间的耐压为100V以上。因此,正在研究将使用了III-V族氮化物半导体的HFET等的电子器件应用在高频元件、以及比以往更小且能够处理大功率的元件。
根据这些特性,III-V族氮化物半导体装置能够将活性区域的大小缩小至硅(Si)半导体装置的三分之一至十分之一程度。但是,现有的III-V族氮化物半导体装置存在用于连接布线的电极焊盘所占的面积大、无法充分地小型化的这一问题。特别在流过大电流的功率器件的用途中,由于期望与电极焊盘连接的线材直径以及带状尺寸较大,因此电极焊盘的减小是有界限的。
为此,例如专利文献1等中提出了在活性区域之上形成电极焊盘的、所谓的单元上焊盘(padonelement)构造。功率器件为了处理高电压而采用单元上焊盘构造的情况下,需要形成厚膜的层间膜,以免在电极焊盘与下层的电极之间发生漏电流。
此外,为了得到高效率的器件,必需降低器件的导通电阻。再有,在功率器件的用途中大电流化以及高耐压化也是必要的。为了获得这些特性,通过增大栅极宽度、且降低导通电阻,能够获得更大的最大电流。
在先技术文献
专利文献
专利文献1:JP特开2008-177527号公报
非专利文献
非专利文献1:安藤祐二、岡本康宏、宫本広信、中山達峰、井上隆、葛原正明著「高耐压AlGaN/GaN异质结FET的评价」信学技报、ED2002-214,CPM2002-105(2002-10),pp.29-34
发明的概要
发明要解决的技术问题
但是,若将FET的栅极宽度直线状延长,则因布线电阻引起的导通电阻会增大,无法充分降低导通电阻。此外,因源极电位的上升以及栅极电位的下降而栅极与源极之间的电压差(ΔVGS)减小,由此,无法获得通过栅极宽度的增大而被期待的最大电流。
发明内容
本发明鉴于上述技术问题,其目的在于能够获得降低导通电阻、且单位栅极宽度的最大电流高的氮化物半导体装置。
用于解决技术问题的手段
为了实现上述目的,本发明将氮化物半导体装置构成为在电极布线层与焊盘层之间形成布线层。
具体而言,本发明涉及的氮化物半导体装置具备:基板;氮化物半导体层,其形成在基板之上,具有活性区域;第1电极布线层以及第2电极布线层,其在氮化物半导体层中的活性区域之上交替分离地形成;第1绝缘膜,其形成在第1电极布线层以及第2电极布线层之上,具有使第1电极布线层以及第2电极布线层露出的多个第1开口部;第1布线层以及第2布线层,在第1绝缘膜之上彼此分离地形成,第1布线层经由第1开口部而与第1电极布线层电连接且与第1电极布线层相交叉地延伸,第2布线层经由第1开口部而与第2电极布线层电连接且与第2电极布线层相交叉地延伸;第2绝缘膜,其形成在第1布线层以及第2布线层之上,具有使第1布线层以及第2布线层露出的多个第2开口部;和第1焊盘层以及第2焊盘层,在第2绝缘膜之上彼此分离地形成,第1焊盘层经由第2开口部而与第1布线层电连接且位于活性区域之上,第2焊盘层经由第2开口部而与第2布线层电连接且位于活性区域之上。
根据本发明涉及的氮化物半导体装置,具备在第1电极布线层以及第2电极布线层之上形成为分别与其连接的第1布线层以及第2布线层、在第1布线层以及第2布线层之上形成为分别与其连接的第1焊盘层以及第2焊盘层。因此,能够减小与第1电极布线层以及第2电极布线层电连接的各布线层的布线长度,能够增加表见上的布线数,能够减小布线电阻。由此,能够获取导通电阻低且单位栅极宽度的最大电流充分高的氮化物半导体装置。
在本发明涉及的氮化物半导体装置中,优选第1布线层以及第2布线层各自是多个金属层。
该情况下,优选第1布线层以及第2布线层的作为各自的最上层的金属层,较之与作为该最上层的金属层相接的下层的金属层,相对于第2绝缘膜的紧密性高,此外,该下层的金属层是能够防止扩散至第2绝缘膜的材料。
再有,在这些情况下,优选第1布线层以及第2布线层各自包括形成为与第1绝缘膜相接的第1金属层、在该第1金属层之上形成的第2金属层、和在该第2金属层之上形成的作为最上层的第3金属层,与第2金属层以及第3金属层相比,第1金属层与第1绝缘膜之间的紧密性高,第2金属层由导电率比第1金属层高的金属构成,与第1金属层以及第2金属层相比,第3金属层与第2绝缘膜之间的紧密性高。
这样一来,通过在第1布线层以及第2布线层中使用导电率高的金属,并且使用与这些的上层以及下层的绝缘膜紧密性高的金属,由此能够维持布线的高导电率,并且能够防止布线层与绝缘膜的界面处的剥离。
本发明涉及的氮化物半导体装置中,优选第1布线层以及第2布线层的作为各自的最上层的金属层的光泽度为1以上。
这样一来,在第1布线层以及第2布线层之上形成的第2绝缘膜为感光性材料的情况下,容易在第2绝缘膜形成第2开口部。
本发明涉及的氮化物半导体装置中,优选第1焊盘层以及第2焊盘层各自包括多个同电位的焊盘层,多个同电位的焊盘层分别与外部装置连接。
这样一来,能够进一步降低第1布线层以及第2布线层的电阻,因此能够降低导通电阻。
本发明涉及的氮化物半导体装置中,优选第1焊盘层以及第2焊盘层各自是多个金属层。
这样一来,能够使得第1焊盘层以及第2焊盘层的最下层成为与第2绝缘膜之间的紧密性高、且根据需要还具有势垒金属效果的金属层,使得中间层为导电性优异的金属层,使得最上层为适合于与外部装置之间的连接的金属层。由此,能够维持各焊盘层的导电率,并且能够防止与各焊盘层连接的布线以及绝缘膜的剥离。
本发明涉及的氮化物半导体装置中,优选第1电极布线层以及第2电极布线层各自包括:在氮化物半导体层之上形成为与该氮化物半导体层直接连接的电极、和在电极之上形成的电极布线,在氮化物半导体层之上,形成具有使电极露出的开口部的电极上绝缘膜,电极布线经由电极上绝缘膜的开口部而与电极电连接。
这样一来,通过与氮化物半导体层直接连接的电极、和连接于该电极的电极布线,能够使第1电极布线层以及第2电极布线层为导电性高的布线金属层。此外,在FET的情况下,其单元尺寸由源极电极与漏极电极之间的距离以及这些电极的宽度来决定,但即便电极上绝缘膜之上的各电极布线的宽度比各电极的宽度大,也没有问题,这样能够降低各电极布线层的电阻。
根据本发明涉及的氮化物半导体装置,能够获得降低了导通电阻、且单位栅极宽度的最大电流高的氮化物半导体装置。
附图说明
图1是表示本发明的一实施方式涉及的氮化物半导体装置的俯视图。
图2是表示本发明的一实施方式涉及的氮化物半导体装置的图1的II-II线处的剖视图。
图3(a)以及图3(b)是表示本发明的一实施方式涉及的氮化物半导体装置的各层,图3(a)是表示源极电极布线、漏极电极布线以及它们的下层的俯视图,图3(b)是表示第1层间绝缘膜及其下层的俯视图。
图4(a)以及图4(b)表示本发明的一实施方式涉及的氮化物半导体装置的各层,图4(a)是表示第1布线层、第2布线层以及它们的下层的俯视图,图4(b)是表示第2层间绝缘膜及其下层的俯视图。
图5是表示本发明的一实施方式的第1变形例涉及的氮化物半导体装置的俯视图。
图6是表示本发明的一实施方式的第2变形例涉及的氮化物半导体装置的俯视图。
具体实施方式
(一实施方式)
参照图1~图4来说明本发明的一实施方式涉及的氮化物半导体装置。
如图1以及图2所示,在本实施方式涉及的氮化物半导体装置中,在由硅(Si)构成的基板1之上,依次形成缓冲层2以及氮化物半导体层3。氮化物半导体层3由厚度为2.5μm程度的未掺杂氮化镓(GaN)层4、和在其上形成的厚度为50nm程度的未掺杂氮化铝镓(AlGaN)层5构成。在未掺杂GaN层4与未掺杂AlGaN层5的界面区域产生二维电子气(2DEG),2DEG作为沟道区域发挥功能。
在氮化物半导体层3之上,作为第1电极的源极电极7a以及作为第2电极的漏极电极7b彼此分离且交替形成,以与该氮化物半导体层3直接连接。本实施方式中,为了降低接触电阻,未掺杂AlGaN层5以及未掺杂GaN层4的一部分被除去,源极电极7a以及漏极电极7b形成为它们的下面位于未掺杂AlGaN层5与未掺杂GaN层4的界面之下。源极电极7a以及漏极电极7b由钛(Ti)以及铝(Al)等金属构成。此外,在源极电极7a与漏极电极7b之间的宽度约1μm的区域,未掺杂AlGaN层5的膜厚变薄,在其之上形成厚度为200nm程度的掺杂了镁(Mg)的p型GaN层9。在p型GaN层9之上,形成由钯(Pd)、金(Au)以及铂(Pt)等构成的栅极电极8。因此,由p型GaN层9和未掺杂AlGaN层5形成PN结。其结果,即便对栅极电极8施加的电压为0V的情况下,从p型GaN层9向基板1侧和漏极电极7b侧,在未掺杂AlGaN层5以及未掺杂GaN层4中耗尽层变宽。由此,因为沟道区域中流过的电流被切断,因此能够进行正常截止动作。
本实施方式的氮化物半导体装置,是具有使用了氮化物半导体的多指构造的场效应晶体管(FET),在分别将一个的源极电极7a、漏极电极7b以及栅极电极8作为1个单元时,能够视为多个单元以漏极电极7b为中心交替翻转进行配置。各单元的源极电极7a彼此、漏极电极7b彼此以及栅极电极8彼此如后面所说明那样相互电连接。由此,能够使得氮化物半导体装置的栅极宽度极大,能够获得可流过大电流的功率器件。再者,本实施方式中,在氮化物半导体层3中的形成有一组的源极电极7a以及漏极电极7b的区域以及沟道区域中,将没有被绝缘分离的区域作为活性区域。
在氮化物半导体层3、源极电极7a、漏极电极7b、栅极电极8以及p型GaN层9之上,形成膜厚为300nm程度的由氮化硅(SiN)构成的电极上绝缘膜6。电极上绝缘膜6具有使源极电极7a以及漏极电极7b的表面(上面)的一部分露出的开口部6a。电极上绝缘膜6是为了使氮化物半导体层3的表面稳定化、防止水分从后述的层间绝缘膜12浸入氮化物半导体层3而设置的。
在源极电极7a之上形成由Au构成的源极电极布线11a,使其经由电极上绝缘膜6的开口部6a而与源极电极7a连接。源极电极布线11a为了提高与电极上绝缘膜6之间的紧密性而包括作为紧贴层的Ti层。源极电极布线11a的膜厚为5μm程度,其宽度与源极电极7a以及漏极电极7b相等或者在其以上。在此,源极电极7a之上的源极电极布线11a形成得覆盖相邻的2个单元的栅极电极8,其宽度形成得较之栅极电极8的端部而向漏极电极7b侧展宽,还作为源极场板(sourcefieldplate)发挥功能。同样,在漏极电极7b之上形成漏极电极布线11b,使其经由电极上绝缘膜6的开口部6a而与漏极电极7b连接。此外,如图3(a)所示,由源极电极7a和源极电极布线11a构成的第1电极布线层、以及由漏极电极7b和漏极电极布线11b构成的第2电极布线层交替配置,彼此分离且平行地延伸。此外,栅极电极8彼此在没有被源极电极布线11a覆盖的区域相互连接。
在电极上绝缘膜6、源极电极布线11a以及漏极电极布线11b之上,形成膜厚为400nm程度的由SiN构成的保护膜10。保护膜10与电极上绝缘膜6同样,是用于保护氮化物半导体层3的耐湿膜,并且作为源极电极布线11a以及漏极电极布线11b与在它们之上形成的后文说明的层间绝缘膜12之间的紧贴(紧密相接)层发挥功能。
在保护膜10之上,形成膜厚为10μm程度的由聚对苯撑苯并二恶唑(PBO)构成的层间绝缘膜12。在此,将保护膜10以及层间绝缘膜12一并称为第1绝缘膜13。第1绝缘膜13具有使源极电极布线11a以及漏极电极布线11b的上面的一部分露出的开口部13a。如图3(b)所示,使源极电极布线11a露出的第1绝缘膜13的开口部13a,形成在分别平行地排列的源极电极布线11a彼此的相同的位置。此外,使漏极电极布线11b露出的第1绝缘膜13的开口部13a,形成在分别平行地排列的漏极电极布线11b彼此的相同的位置,且形成在与使源极电极布线11a露出的开口部13a不同的位置。本实施方式中,使源极电极布线11a露出的开口部13a和使漏极电极布线11b露出的开口部,向着各自布线的长边方向而交替形成。
在第1绝缘膜13之上,形成经由该开口部13a而与源极电极布线11a的至少一部分连接的第1布线层17a。具体而言,如图4(a)所示,在与源极电极7a电连接的源极电极布线11a之上形成第1绝缘膜13的开口部13a,第1布线层17a成为与经由该开口部13a而和源极电极7a电连接的源极电极布线11a相同电位的布线层。此外,在第1绝缘膜13之上,形成经由该开口部13a而与漏极电极布线11b电连接的第2布线层17b。第2布线层17b成为与电连接于漏极电极7b的漏极电极布线11b相同电位的布线层。第1布线层17a以及第2布线层17b,形成为在与源极电极布线11a以及漏极电极布线11b交叉的方向上延伸。第1布线层17a与第2布线层17b彼此分离,交替配置。第1布线层17a以及第2布线层17b是依次层叠由钛(Ti)构成的下层紧贴层14、由铜(Cu)构成的导电层15、和由镍(Ni)构成的上层紧贴层16而形成的。由Ti构成的下层紧贴层14的膜厚为100nm程度,由Cu构成的导电层15的膜厚为5μm程度,由Ni构成的上层紧贴层16的膜厚为几十nm~1μm程度。
在第1布线层17a以及第2布线层17b之上,形成膜厚为10μm程度的由PBO构成的第2绝缘膜18。第2绝缘膜18具有使第1布线层17a以及第2布线层17b的上面的一部分露出的开口部18a(图1的斜线部)。具体而言,如图4(b)所示,在本实施方式中,使第1布线层17a露出的开口部18a形成在图中的左侧的区域,使第2布线层17b露出的开口部18a形成在图中的右侧的区域。
在第2绝缘膜18之上,形成经由该开口部18a而与第1布线层17a的至少一部分连接的第1焊盘层即源极电极焊盘层22a。即,经由源极电极布线11a和第1布线层17a而连接源极电极7a和源极电极焊盘层22a。由此,源极电极焊盘层22a成为与源极电极7a相同电位的焊盘。此外,在第2绝缘膜18之上,形成经由该开口部18a而与第2布线层17b的至少一部分连接的第2焊盘层即漏极电极焊盘层22b,与漏极电极7b以及漏极电极焊盘层22b电连接,漏极电极焊盘层22b成为与漏极电极7b相同电位的焊盘。再者,源极电极焊盘层22a以及漏极电极焊盘层22b位于活性区域之上。此外,源极电极焊盘层22a以及漏极电极焊盘层22b是依次层叠由Ti构成的下层紧贴层19、由Cu构成的导电层20、和由Ni构成的上层金属层21而形成的。由Ti构成的下层紧贴层19的膜厚为100nm程度,由Cu构成的导电层20的膜厚为5μm程度,由Ni构成的上层金属层21的膜厚为1μm程度。具体而言,如图1所示,电极焊盘层除了包括源极电极焊盘层22a以及漏极电极焊盘层22b以外,还包括与栅极电极电连接的栅极电极焊盘层23,它们彼此分离。在此,栅极电极8在活性区域的外侧收敛,进而绕过活性区域的外周而与栅极电极焊盘层23连接。这是为了栅极电极8不会切断源极电极布线11a以及漏极电极布线11b。栅极电极8与栅极电极焊盘层23,能够通过贯穿被层叠的绝缘膜的通孔等进行连接。这些电极焊盘层具有与外部装置连接所需的大小以上的大小。各电极焊盘层的最上层是Ni层,在此之上经由引线接合、带状线(ribbon)以及线夹(clip)等而与外部装置连接。Ni层在与Al引线以及Al带状线之间的紧密性以及可靠性方面较为优异。
在基板1中的与形成了氮化物半导体层3的面相反一侧的面(背面),形成例如由Au以及锡(Sn)等构成的背面电极24,可从外部向基板1提供电位。
在本实施方式涉及的氮化物半导体装置中,由于源极电极布线11a以及漏极电极布线11b的布线宽度,依赖于形成晶体管的构造的宽度即单元宽度,因此在增大这些布线宽度时,单元宽度变大,器件的每单位面积的栅极宽度变小。因此,为了增大器件的电流,需要减小源极电极布线11a以及漏极电极布线11b的布线宽度,但是由此它们的布线电阻会变大,导致导通电阻的增大以及单位栅极宽度的最大电流的减少。为了降低源极电极布线11a以及漏极电极布线11b的电阻,在这些布线之上交替形成在与它们交叉的方向上延伸的第1布线层17a以及第2布线层17b。由此,能够将源极电极布线11a以及漏极电极布线11b在表见上进行分割,这些布线的电阻能够看作被分割的布线的集合。即,由于能够减小源极电极布线11a以及漏极电极布线11b的布线长度,增加表见上的布线数,因此能够抑制各个源极电位的增大,从而抑制最大电流的下降,并且能够降低因源极电极布线11a以及漏极电极布线11b的电阻引起的导通电阻。其中,对于第1布线层17a以及第2布线层17b的宽度,为了使得表见上的指长较短,需要将布线宽度抑制得较小。由此,在第1布线层17a以及第2布线层17b中产生的电阻变大,导致器件整体的导通电阻的上升。为此,如本实施方式那样,形成经由第2绝缘膜18而与第1布线层17a以及第2布线层17b连接的源极电极焊盘层22a以及漏极电极焊盘层22b。如果除了栅极电极焊盘层23以外,还形成源极电极焊盘层22a以及漏极电极焊盘层22b使得各自覆盖活性区域之上的几乎全部,则较之没有形成这些电极焊盘层的情况,能够将第1布线层17a以及第2布线层17b中产生的布线电阻约为二分之一。其结果,能够大幅降低作为整体的导通电阻。
根据本发明的一实施方式涉及的氮化物半导体装置,能够获取降低了导通电阻、且单位栅极宽度的最大电流高的氮化物半导体装置。
在本实施方式中,示出了在层间绝缘膜12以及第2绝缘膜18中使用了PBO的例子,但也可以使用聚酰亚胺、苯并环丁烯(BCB)、环氧系的感光性树脂(例如,化薬マイク口ケム公司制的SU-8等)以及氟系的感光性树脂(例如旭硝子公司制的AL-X2等)等的有机膜。此外,层间绝缘膜12以及第2绝缘膜18没必要是相同的材料,也可以是它们组合。这样一来,能够进行有效地发挥各自特性的膜形成。此外,由于这些有机膜能够通过旋转涂布而形成,因此容易填埋凹部,容易使得它们的上表面平坦化。此外,为了在这些有机膜形成开口部,优选通过光刻工序进行,但也可以将氧化硅(SiO2)膜等作为硬质掩膜来进行干蚀刻来形成。有机材料根据材料的种类,其透水性以及耐湿性有很大不同。例如,由于聚酰亚胺膜具有吸湿性,因此会担心因绝缘膜膨胀、龟裂的发生以及水分引起的氮化物半导体装置的可靠性下降。在这种情况下,优选在聚酰亚胺膜之上形成SiN膜等具有耐水性的膜,优选通过干蚀刻法来形成开口部。
源极电极布线11a以及漏极电极布线11b由作为与下层之间的紧贴层的Ti层、和作为导电层的Au层构成,但用作层间绝缘膜12的PBO与Au层的紧密性较低,因此需要由SiN构成的保护膜10。但是,在将AL-X2等与Au层具有较高紧密性的材料用于层间绝缘膜12的情况下,则不需要保护膜10。该情况下,从器件的耐湿性的观点考虑,优选电极上绝缘膜6设为SiN膜。此外,如果源极电极布线11a以及漏极电极布线11b的最上层是Ti以及Ni等的与有机膜之间的紧密性较高的材料,则同样不需要保护膜10。不过,为了抑制因水分引起的氮化物半导体装置的劣化,优选形成保护膜10。
本实施方式中,电极上绝缘膜6以及保护膜10是SiN膜,但也可以是SiO2膜等的绝缘膜或者它们的复合膜。不过,希望电极上绝缘膜6以及保护膜10的任意一个是在耐湿性方面优异的SiN膜。SiN膜以及SiO2膜等能够通过等离子化学气相生长法来形成。
层间绝缘膜12的开口部如上述那样期望利用光刻工序来形成,但在层间绝缘膜12中使用PBO膜以及BCB膜时,它们通过硬性烘烤存在与刚刚显影之后相比开口部的大小变大的趋势。该情况下,较之从特定的源极电极布线11a或者漏极电极布线11b到与其相邻的其他电极布线为止的距离,有时从露出上述特定的电极布线的开口部13a到与该电极布线相邻的其他电极布线为止的距离较短。在将这些任意的距离之中最短的距离设为S(m),将层间绝缘膜12的绝缘击穿电压设为A(V/m)时,为了满足耐压V(V)以上,必需至少满足S≥V/A。为了满足作为功率器件的耐压的一个指标的600V,需要S≥600/A。本实施方式中,将1000V的耐压作为目标,PBO膜的绝缘击穿耐压为250V/un,因此需要将S设为4μm以上。此外,由于从源极电极布线11a或者漏极电极布线11b到第1布线层17a以及第2布线层17b为止的距离也需要满足上述式子,因此,层间绝缘膜12的膜厚设为10μm程度。其中,也可以将保护膜10的绝缘击穿耐压也考虑在内,而使层间绝缘膜12的膜厚进一步薄膜化。
也能够与此同样地规定第2绝缘膜18的膜厚。本实施方式中,第2绝缘膜18的膜厚设为10μm程度,但具体而言,只要成为第1布线层17a与源极电极焊盘层22a之间、以及第2布线层17b与漏极电极焊盘层22b之间的距离满足如上述那样规定的绝缘击穿电压的膜厚即可。
在本实施方式的氮化物半导体装置中,示出了在源极电极7a以及漏极电极7b中使用Ti和Al的例子,但作为代替材料或者追加材料,也可以使用Ni、Au、钒(V)或者铪(Hf)。优选通过剥离法来形成这些电极。此外,栅极电极8由Pd或者Au构成,但作为代替材料或者追加材料,也可以使用Ni或者Ti等。优选通过剥离法来形成这些电极。
示出了源极电极布线11a以及漏极电极布线11b由作为与下层之间的紧贴层的Ti层和导电性高的Au层构成的例子,但也可以取代Ti层而使用钽(Ta)层或者Ni层,还可以取代Au层而使用Cu层或者Al层。由于源极电极布线11a、漏极电极布线11b、第1布线层17a、第2布线层17b、源极电极焊盘层22a以及漏极电极焊盘层22b是厚膜的金属层,因此优选通过镀覆法来形成。
示出了在第1布线层17a、第2布线层17b、源极电极焊盘层22a以及漏极电极焊盘层22b中,在下层紧贴层14、19使用Ti的例子,但作为代替材料、追加材料或者组合材料,也可以使用Ta、TaN、TiN或者Ni。此外,除此以外,在下层紧贴层14中也可以使用较之导电层15而相对于层间绝缘膜12的紧密性高的材料。同样,下层紧贴层19中也可以使用较之导电层20而相对于第2绝缘膜18的紧密性高的材料。下层紧贴层14不仅是为了提高与下层的层间绝缘膜12之间的紧密性,还期望作为导电层15的扩散防止膜。
此外,示出了在第1布线层17a、第2布线层17b、源极电极焊盘层22a以及漏极电极焊盘层22b中,在导电层15、20使用Cu的例子,但作为代替材料或者追加材料也可以使用Au或者Al等。除此以外,导电层15、20中也可以使用分别较之下层紧贴层14、19导电率高的材料。其中,从提高引线接合时的引线的紧密性的观点考虑,期望第1布线层17a、第2布线层17b、源极电极焊盘层22a以及漏极电极焊盘层22b的上表面是平坦的。因此,期望导电层15、20中使用能够进行通孔填充镀覆的Cu,该通孔填充镀覆在镀覆时能够通过追加添加剂而优选填埋通孔。
在第1布线层17a以及第2布线层17b中,在与第2绝缘膜18的上层紧贴层16中使用了Ni,但期望与通过镀覆法来形成下层的导电层15相连续地,通过镀覆法来形成该Ni层。此外,由于Ni层的导电率不高,因此在Ni层的厚度变大时会成为接触电阻增大的原因。因此,期望Ni层的厚度薄,设定为被称为薄镀层的至少1μm以下的膜厚,优选几十nm~500nm的膜厚。此外,期望该Ni层的光泽度为1以上。具体而言,期望在Ni镀覆的建槽溶液中追加光泽剂,较之氨基磺酸镀液更期望使用瓦特镀液。此外,在上层的第2绝缘膜18由感光性材料构成的情况下,会成为厚膜材料的显影,在下层材料的光泽度低时,由于显影剩余不良多发,因此期望在第1布线层17a以及第2布线层17b的最上层使用能够提高其光泽度的材料,例如期望在使用Ni时加入能够提高光泽度的添加剂来进行镀覆。此外,上层紧贴层16中除了Ni以外,也可以使用较之导电层15而相对于第2绝缘膜18的紧密性高的材料。此外,在导电层15为Cu的情况下,Cu有可能扩散至第2绝缘膜18,期望上层紧贴层16作为用来防止该扩散的扩散防止膜发挥功能,除了Ni以外也可以使用Ti、Ta、TaN或者TiN等。
此外,源极电极焊盘层22a以及漏极电极焊盘层22b是最上层具有由Ni构成的上层金属层21的结构。对于该Ni层的形成方法,期望与通过镀覆法形成下层的导电层20相连续地通过镀覆法来形成。这是为了在电极焊盘之上进行引线等的接合,如果引线、带状线以及线夹的材料是Al,则期望上层金属层21由Ni以及Ag构成。如果引线、带状线以及线夹的材料是Au以及Cu,则期望上层金属层21由Au构成。即,优选上层金属层21由适合于连接接合引线的材料构成。
此外,也可以在源极电极焊盘层22a以及漏极电极焊盘层22b之上的实际上没有进行引线接合的区域形成保护绝缘膜。保护绝缘膜可以是层间绝缘膜12以及第2绝缘膜18中使用的那种有机树脂材料、或者与其相比固化(cure)温度低的材料。此外,优选保护绝缘膜与封装件的密封树脂材料之间的紧密性良好。
本实施方式中,源极电极布线11a以及漏极电极布线11b的膜厚是比较大的5μm程度的膜厚,但也可在能够容许源极电极布线11a以及漏极电极布线11b中产生的电阻成分的大小的范围内作为薄膜。在使源极电极布线11a以及漏极电极布线11b薄膜化时,由于能够降低作为器件整体而产生的高低差,因此能够提高引线接合的紧密性。源极电极布线11a以及漏极电极布线11b的电阻成分由第1布线层17a以及第2布线层17b的线宽、即源极电极布线11a以及漏极电极布线11b的电阻成分长度来决定。第1布线层17a以及第2布线层17b的线宽越小,源极电极布线11a以及漏极电极布线11b的电阻成分长度越短,此外表见上的源极电极布线11a以及漏极电极布线11b的根数越增加,则电极布线的电阻越小。因此,能够使得源极电极布线11a以及漏极电极布线11b的膜厚比较薄。同样,由于第1布线层17a以及第2布线层17b的电阻除了依赖于它们的布线宽度以及膜厚之外,还依赖于源极电极焊盘层22a以及漏极电极焊盘层22b的形状,因此需要被设计成处于能够容许器件整体的导通电阻大小的范围内。如倒装芯片那样对外部基板的接合面积大的情况下,增大源极电极焊盘层22a以及漏极电极焊盘层22b的膜厚的必要性不大。但是,在与电极焊盘层的一部分引线接合等的情况下,由于从接合部的片电阻直接影响到导通电阻,因此需要增大它们的膜厚。
本实施方式的氮化物半导体装置中,背面电极24由Au或者Sn构成,但代替材料或者追加材料也可以使用铬(Cr)或者Ni等。可以通过溅射法或者蒸镀法等来形成这些电极。此外,背面电极24也可以作为贯穿基板1而与源极电极7a或者漏极电极7b电连接,来作为源极电极焊盘层或者漏极电极焊盘层发挥功能。此外,也可以构成为使源极电极7a或者漏极电极7b贯穿至缓冲层2,使基板1处于导电性,而与背面电极24连接。
本实施方式的氮化物半导体装置中,以FET为例进行了说明,但也可以采用二极管构造,该情况下,可将第1电极以及第2电极作为阳极电极以及阴极电极。
(一实施方式的第1变形例)
以下,参照图5来说明本发明的一实施方式的第1变形例涉及的氮化物半导体装置。本变形例中,对于与本发明的一实施方式相同的结构,省略其说明,仅说明不同的结构。
本变形例涉及的氮化物半导体装置中,源极电极焊盘层以及漏极电极焊盘层分别具有作为相同电位的多个焊盘层。
具体而言,如图5所示,在第2绝缘膜之上,形成有经由该第2绝缘膜的开口部(图5的斜线部)而与第1布线层连接的、分别作为第1焊盘层的第1源极电极焊盘层31a以及第2源极电极焊盘层32a。此外,在第2绝缘膜之上,形成有经由该第2绝缘膜的开口部而与第2布线层连接的、分别作为第2焊盘层的第1漏极电极焊盘层31b以及第2漏极电极焊盘层32b。再者,栅极电极焊盘层33与上述的一实施方式同样地形成。
这样一来,由于能够缩短下层的第1布线层的布线电阻的成分长度,因此能够降低第1布线层中产生的电阻。具体而言,在构成为具有2个源极电极焊盘层和2个漏极电极焊盘层时,较之没有形成这些电极焊盘层的情况,能够使得贡献于第1布线层以及第2布线层的电阻的布线长度约为四分之一。其结果,能够降低器件整体的导通电阻。
根据本发明的一实施方式的第1变形例涉及的氮化物半导体装置,能够获得降低导通电阻、单位栅极宽度的最大电流高的氮化物半导体装置。
(一实施方式的第2变形例)
以下,参照图6来说明本发明的一实施方式的第2变形例涉及的氮化物半导体装置。本变形例中,对于与本发明的一实施方式相同的结构,省略其说明,仅说明不同的结构。
本变形例涉及的氮化物半导体装置是具有2个栅极电极的双栅极构造,上述的一实施方式的源极电极成为S1电极,漏极电极成为S2电极。在一实施方式中,按照位于源极电极布线的下方的方式形成有栅极电极(第1栅极电极:G1电极),但本变形例中成为还具有第2栅极电极(G2电极)的构造,该第2栅极电极(G2电极)形成得位于与S2电极直接连接的电极布线(漏极电极布线)的下方。此外,本变形例涉及的氮化物半导体装置中,与S1电极电连接的S1电极焊盘层、以及与S2电极电连接的S2电极焊盘层分别具有作为相同电位的多个焊盘层。
具体而言,如图6所示,在第2绝缘膜之上,形成有经由该第2绝缘膜的开口部(图6的斜线部)而与第1布线层连接的、分别作为第1焊盘层的第1S1电极焊盘层41a以及第2S1电极焊盘层42a。此外,在第2绝缘膜之上,形成有经由该第2绝缘膜的开口部而与第2布线层连接的、分别作为第2焊盘层的第1S2电极焊盘层41b以及第2S2电极焊盘层42b。此外,在活性区域的外侧,在第2绝缘膜之上,形成了G1电极焊盘层43a,使其经由该第2绝缘膜的开口部而与G1电极电连接,同样,形成了G2电极焊盘层43b使其与G2电极电连接。
根据本发明的一实施方式的第2变形例涉及的氮化物半导体装置,即便在双栅极构造中,也能够与单栅极构造同样地,获取降低了导通电阻、单位栅极宽度的最大电流高的氮化物半导体装置。
工业上的可利用性
本发明涉及的氮化物半导体装置能够降低导通电阻,并提高单位栅极宽度的最大电流,特别在具有活性区域之上所形成的电极焊盘的氮化物半导体装置等中是有用的。
符号的说明
1基板
2缓冲层
3氮化物半导体层
4未掺杂GaN层
5未掺杂AlGaN层
6电极上绝缘膜
6a(电极上绝缘膜的)开口部
7a源极电极
7b漏极电极
8栅极电极
9p-GaN层
10保护膜
11a源极电极布线
11b漏极电极布线
12层间绝缘膜
13第1绝缘膜
13a(第1绝缘膜的)开口部
14下层紧贴层
15导电层
16上层紧贴层
17a第1布线层
17b第2布线层
18第2绝缘膜
18a(第2绝缘膜的)开口部
19下层紧贴层
20导电层
21上层金属层
22a源极电极焊盘层(第1焊盘层)
22b漏极电极焊盘层(第2焊盘层)
23栅极电极焊盘层
24背面电极
31a第1源极电极焊盘层(第1焊盘层)
31b第1漏极电极焊盘层(第2焊盘层)
32a第2源极电极焊盘层(第1焊盘层)
32b第2漏极电极焊盘层(第2焊盘层)
33栅极电极焊盘
41a第1S1电极焊盘层(第1焊盘层)
41b第1S2电极焊盘层(第2焊盘层)
42a第2S1电极焊盘层(第1焊盘层)
42b第2S2电极焊盘层(第2焊盘层)
43aG1电极焊盘层
43bG2电极焊盘层

Claims (7)

1.一种氮化物半导体装置,其具备:
基板;
氮化物半导体层,其形成在所述基板之上,具有活性区域;
第1电极布线层以及第2电极布线层,其在所述氮化物半导体层中的所述活性区域之上交替分离地形成;
第1绝缘膜,其形成在所述第1电极布线层以及第2电极布线层之上,具有使所述第1电极布线层以及第2电极布线层露出的多个第1开口部;
第1布线层以及第2布线层,在所述第1绝缘膜之上彼此分离地形成,所述第1布线层经由所述第1开口部而与所述第1电极布线层电连接且与所述第1电极布线层相交叉地延伸,所述第2布线层经由所述第1开口部而与所述第2电极布线层电连接且与所述第2电极布线层相交叉地延伸;
第2绝缘膜,其形成在所述第1布线层以及第2布线层之上,具有使所述第1布线层以及第2布线层露出的多个第2开口部;和
第1焊盘层以及第2焊盘层,在所述第2绝缘膜之上彼此分离地形成,所述第1焊盘层经由所述第2开口部而与所述第1布线层电连接且位于所述活性区域之上,所述第2焊盘层经由所述第2开口部而与所述第2布线层电连接且位于所述活性区域之上,
所述第1电极布线层以及第2电极布线层各自包括:在所述氮化物半导体层之上形成为与该氮化物半导体层直接连接的电极、和在所述电极之上形成的电极布线,
在所述氮化物半导体层之上,形成具有使所述电极露出的开口部的电极上绝缘膜,
所述电极布线经由所述电极上绝缘膜的开口部而与所述电极电连接。
2.根据权利要求1所述的氮化物半导体装置,其中,
所述第1布线层以及第2布线层分别是多个金属层。
3.根据权利要求2所述的氮化物半导体装置,其中,
所述第1布线层以及第2布线层的作为各自的最上层的金属层,较之与作为该最上层的金属层相接的下层的金属层,相对于所述第2绝缘膜的紧密性高。
4.根据权利要求2所述的氮化物半导体装置,其中,
所述第1布线层以及第2布线层各自包括形成为与第1绝缘膜相接的第1金属层、在该第1金属层之上形成的第2金属层、和在该第2金属层之上形成的作为最上层的第3金属层,
与所述第2金属层以及第3金属层相比,所述第1金属层与第1绝缘膜之间的紧密性高,
所述第2金属层由导电率比所述第1金属层高的金属构成,
与所述第1金属层以及第2金属层相比,所述第3金属层与所述第2绝缘膜之间的紧密性高。
5.根据权利要求2所述的氮化物半导体装置,其中,
所述第1布线层以及第2布线层的作为各自的最上层的金属层的光泽度为1以上。
6.根据权利要求1所述的氮化物半导体装置,其中,
所述第1焊盘层以及第2焊盘层各自包括多个同电位的焊盘层,
所述多个同电位的焊盘层分别与外部装置连接。
7.根据权利要求1所述的氮化物半导体装置,其中,
所述第1焊盘层以及第2焊盘层分别是多个金属层。
CN201280027008.6A 2011-06-24 2012-06-12 氮化物半导体装置 Active CN103582939B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2011140129 2011-06-24
JP2011-140129 2011-06-24
PCT/JP2012/003825 WO2012176399A1 (ja) 2011-06-24 2012-06-12 窒化物半導体装置

Publications (2)

Publication Number Publication Date
CN103582939A CN103582939A (zh) 2014-02-12
CN103582939B true CN103582939B (zh) 2016-03-09

Family

ID=47422259

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201280027008.6A Active CN103582939B (zh) 2011-06-24 2012-06-12 氮化物半导体装置

Country Status (4)

Country Link
US (1) US9177915B2 (zh)
JP (1) JP5884094B2 (zh)
CN (1) CN103582939B (zh)
WO (1) WO2012176399A1 (zh)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9214423B2 (en) * 2013-03-15 2015-12-15 Semiconductor Components Industries, Llc Method of forming a HEMT semiconductor device and structure therefor
US10510656B2 (en) 2014-07-30 2019-12-17 Panasonic Intellectual Property Management Co., Ltd. Semiconductor device
JP6298746B2 (ja) * 2014-09-16 2018-03-20 シャープ株式会社 電界効果トランジスタ
CN106796890A (zh) * 2014-09-17 2017-05-31 夏普株式会社 化合物半导体场效应晶体管
JP6680169B2 (ja) * 2016-09-28 2020-04-15 富士通株式会社 半導体装置及び増幅器
US10763334B2 (en) 2018-07-11 2020-09-01 Cree, Inc. Drain and/or gate interconnect and finger structure
US10600746B2 (en) 2018-07-19 2020-03-24 Cree, Inc. Radio frequency transistor amplifiers and other multi-cell transistors having gaps and/or isolation structures between groups of unit cell transistors
US11417746B2 (en) * 2019-04-24 2022-08-16 Wolfspeed, Inc. High power transistor with interior-fed fingers
US11495282B2 (en) * 2020-08-12 2022-11-08 Micron Technology, Inc. Sense amplifier drivers, and related devices, systems, and methods
US11515235B2 (en) * 2020-10-30 2022-11-29 Gan Systems Inc. Device topology for lateral power transistors with low common source inductance
US11527460B2 (en) * 2020-10-30 2022-12-13 Gan Systems Inc. Device topologies for high current lateral power semiconductor devices
CN114664725A (zh) * 2020-12-23 2022-06-24 华润微电子(重庆)有限公司 GaN器件互联结构及其制备方法
CN118116967A (zh) * 2022-11-30 2024-05-31 华为技术有限公司 射频器件及其制备方法、电子设备

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010103158A (ja) * 2008-10-21 2010-05-06 Panasonic Corp 双方向スイッチ
JP2010147254A (ja) * 2008-12-18 2010-07-01 Renesas Electronics Corp 半導体装置

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1985002061A1 (en) 1983-10-28 1985-05-09 Hughes Aircraft Company Multi-gate field effect transistor
NO153790C (no) 1983-12-16 1986-05-28 Alf Mortensen Kontrollsystem for avledning/utligning av elektriske potensialer mellom to gjenstander, f.eks. tankanlegg og tankkjoeretoey ved omlasting av brann-/eksplosjonsfarlige fluider.
JPH022179A (ja) 1988-06-13 1990-01-08 Fujitsu Ltd メタル・セミコンダクタ・fet
JPH0964050A (ja) * 1995-08-29 1997-03-07 Hitachi Ltd 半導体素子およびその製造方法
JP3379376B2 (ja) 1997-03-14 2003-02-24 松下電器産業株式会社 電界効果トランジスタおよびそれを用いた電力増幅器
JP3686226B2 (ja) 1997-09-01 2005-08-24 株式会社ルネサステクノロジ 化合物半導体装置
JP2000049169A (ja) 1998-07-28 2000-02-18 Mitsubishi Electric Corp 電界効果トランジスタ
JP3409057B2 (ja) 2000-01-20 2003-05-19 Necエレクトロニクス株式会社 電界効果トランジスタ
JP2002110988A (ja) * 2000-09-26 2002-04-12 Toshiba Corp 半導体装置
JP2004134434A (ja) 2002-10-08 2004-04-30 Sanyo Electric Co Ltd スイッチ回路装置および化合物半導体装置の製造方法
JP2005159157A (ja) 2003-11-27 2005-06-16 Renesas Technology Corp 半導体装置
US7550781B2 (en) 2004-02-12 2009-06-23 International Rectifier Corporation Integrated III-nitride power devices
US7465997B2 (en) 2004-02-12 2008-12-16 International Rectifier Corporation III-nitride bidirectional switch
JP4810072B2 (ja) 2004-06-15 2011-11-09 株式会社東芝 窒素化合物含有半導体装置
JP5300238B2 (ja) * 2006-12-19 2013-09-25 パナソニック株式会社 窒化物半導体装置
US7595680B2 (en) * 2007-01-25 2009-09-29 Panasonic Corporation Bidirectional switch and method for driving the same
JP2010080877A (ja) 2008-09-29 2010-04-08 Oki Electric Ind Co Ltd 半導体装置
US7915645B2 (en) 2009-05-28 2011-03-29 International Rectifier Corporation Monolithic vertically integrated composite group III-V and group IV semiconductor device and method for fabricating same
JP5487749B2 (ja) 2009-06-17 2014-05-07 富士通株式会社 半導体装置及びその製造方法
JP5457292B2 (ja) 2010-07-12 2014-04-02 パナソニック株式会社 窒化物半導体装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010103158A (ja) * 2008-10-21 2010-05-06 Panasonic Corp 双方向スイッチ
JP2010147254A (ja) * 2008-12-18 2010-07-01 Renesas Electronics Corp 半導体装置

Also Published As

Publication number Publication date
JP5884094B2 (ja) 2016-03-15
CN103582939A (zh) 2014-02-12
US9177915B2 (en) 2015-11-03
WO2012176399A1 (ja) 2012-12-27
US20140103537A1 (en) 2014-04-17
JPWO2012176399A1 (ja) 2015-02-23

Similar Documents

Publication Publication Date Title
CN103582939B (zh) 氮化物半导体装置
CN102959686B (zh) 氮化物半导体装置
JP5300238B2 (ja) 窒化物半導体装置
CN102893392B (zh) 采用孤岛拓扑结构的高密度氮化镓器件
CN103003948B (zh) 二极管
US9231056B2 (en) Semiconductor device and fabrication method therefor, and power supply apparatus
JP2019169552A (ja) 窒化物半導体装置
JP2018137348A (ja) 半導体装置
CN104103684A (zh) 半导体器件和制造方法
JP2009060049A (ja) 窒化物系化合物半導体装置
JP2009117712A (ja) 窒化物系化合物半導体装置
JP5919521B2 (ja) 窒化物半導体装置
US20150179907A1 (en) Semiconductor light emitting device
US11024717B2 (en) Semiconductor device and method of manufacturing semiconductor device
US9721915B2 (en) Semiconductor device
US20160079382A1 (en) Semiconductor device
WO2023224092A1 (ja) 窒化物半導体装置
US12062651B2 (en) Semiconductor device
JP2014160761A (ja) 半導体装置
EP4298673A1 (en) A field effect transistor device
KR20150095317A (ko) 전력 소자
JP2013051287A (ja) 高電子移動度トランジスタとその製造方法
JP2009290145A (ja) 導電部材の形成方法、電子デバイスの製造方法、および、電子デバイス

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20151008

Address after: Japan Osaka

Applicant after: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT Co.,Ltd.

Address before: Osaka Japan

Applicant before: Matsushita Electric Industrial Co.,Ltd.

C14 Grant of patent or utility model
GR01 Patent grant