[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

CN107742643A - The method for improving the AlGaN/GaN HFET linearities - Google Patents

The method for improving the AlGaN/GaN HFET linearities Download PDF

Info

Publication number
CN107742643A
CN107742643A CN201710930227.XA CN201710930227A CN107742643A CN 107742643 A CN107742643 A CN 107742643A CN 201710930227 A CN201710930227 A CN 201710930227A CN 107742643 A CN107742643 A CN 107742643A
Authority
CN
China
Prior art keywords
algan
gate
barrier layer
increasing
polarization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710930227.XA
Other languages
Chinese (zh)
Other versions
CN107742643B (en
Inventor
林兆军
崔鹏
吕元杰
杨铭
付晨
杨勇雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong University
Original Assignee
Shandong University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shandong University filed Critical Shandong University
Priority to CN201710930227.XA priority Critical patent/CN107742643B/en
Publication of CN107742643A publication Critical patent/CN107742643A/en
Application granted granted Critical
Publication of CN107742643B publication Critical patent/CN107742643B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

A kind of method of the raising AlGaN/GaN HFET linearities, relative to traditional method that device linearity degree is improved using external circuit, present invention increase polarization Coulombian field scattering to a certain extent, strengthens its negative function to polar optical phonon scattering, it will so that RSWith smaller knots modification, so as to reach the final purpose for improving device linearity degree, so as to make it have the features such as simple, direct, workable and integrated level is high.

Description

Method for improving linearity of AlGaN/GaN heterojunction field effect transistor
Technical Field
The invention relates to a method for improving linearity of an AlGaN/GaN heterojunction field effect transistor, belonging to the technical field of microelectronic research.
Background
The wireless communication network is one of the most important bases of the information technology in the 21 st century, the next generation of mobile broadband wireless communication needs high-frequency and high-power solid-state electronic devices, and the GaN material has a wide band gap and a high saturated electron drift velocity, so that AlGaN/GaN-based Heterojunction Field Effect Transistors (HFETs) become the most potential candidates of radio-frequency power electronic devices. Linearity is a key indicator in radio frequency applications such as wireless base stations, satellite communications, radar, and the like. At present, the linear distortion problem of AlGaN/GaN HFETs seriously restricts the full play of the advantages thereof, and becomes a non-negligible problem in the field of radio frequency application. Common methods for improving linearity, such as digital predistortion, envelope tracking offset control, and the like, all adopt the form of an external circuit. On one hand, the integration level of the device is influenced by the existence of external circuits; on the other hand, the power consumption and the response time of the device are increased. Therefore, it is very urgent and important to develop a method capable of improving linearity from a device level, such as changing a material structure or a device structure.
Disclosure of Invention
In order to overcome the defects and shortcomings of the existing method, the invention provides a method for improving linearity of an AlGaN/GaN heterojunction field effect transistor.
Summary of the invention:
in the AlGaN/GaN heterojunction field effect transistor, the linearity of the device represents the relevance of the input and the output of the device, and is closely related to the transconductance of the device. Transconductance is a differential ratio of the output current of the drain terminal of the device to the input voltage of the gate, and directly determines the linearity of the device along with the change of gate bias voltage. Based on g m =1/(1/g m0 +R S ) This formula, wherein g m Is the unit gate width transconductance of the device, g m0 Is a device unit gate width intrinsic transconductance ofThe inherent properties of the device cannot be changed; r S Is the unit gate width parasitic source-side on-resistance, which is related to the scattering experienced by electrons in the gate-source channel. We have found that R is reduced S With the change of the gate bias voltage, g can be effectively reduced m The linearity of the device is improved along with the change of the grid bias voltage.
Parasitic source-side on-resistance refers to the resistance in the gate-source channel, which is determined by the scattering experienced by electrons in the gate-source channel region. Wherein the Polarization Optical Phonon (POP) scattering and Polarization Coulomb Field (PCF) scattering suffered by the gate-source channel resistance can change along with the change of the gate bias voltage, thereby affecting R S Is changed. During device operation, a negative gate bias voltage is generally selected as a quiescent operating point. In the negative bias range, the polarized optical phonon scattering will increase as the gate bias increases from negative bias to zero; and the polarization coulomb field scattering, in contrast, decreases with increasing gate bias. Polarization optical phonon scattering is the strongest scattering mechanism in AlGaN/GaN heterojunction field effect transistors due to the small mass of nitrogen atoms, and it is difficult to change its scattering strength because it is closely related to electron temperature. However, polarization coulomb field scattering, which is a unique scattering mechanism in AlGaN/GaN heterojunction field effect transistors, is closely related to the material and structure of the device.
Polarization coulomb field scattering, arises from the polarization charge that is not uniformly distributed at the AlGaN/GaN heterojunction interface. Due to spontaneous polarization and piezoelectric polarization of the AlGaN barrier layer, uniformly distributed polarization charges are generated at the AlGaN/GaN heterojunction material interface. This uniform distribution of polarization charges can be altered when device processing or gate biasing is applied, thereby introducing additional scattering potential associated with the non-uniform distribution of polarization charges. These non-uniformly distributed polarization charges scatter channel carriers, resulting in the formation of polarized coulomb field scattering. Wherein the difference between the non-uniformly distributed polarization charges and the uniformly distributed polarization charges is referred to as additional polarization charges. With the change of the grid bias voltage, the polarization charge of the area under the grid can change due to the inverse piezoelectric effect, and the additional polarization charge delta sigma is obtained by the following formula:
wherein, V G Is a gate bias voltage, d AlGaN Is the thickness of the barrier layer; e.g. of the type 33 And C 33 Respectively, the piezoelectric coefficient and the elastic rigidity tensor of the AlGaN barrier layer, e 33 And C 33 In relation to the Al composition of the AlGaN barrier layer, it is obtained according to the following formula:
e 33 =(0.73x+0.73)C/m 2 (2)
C 33 =(-32x+405)GPa (3)
wherein x is Al component of AlGaN barrier layer, m represents unit length meter, GPa is elastic constant unit, C/m 2 Is a piezoelectric coefficient unit.
In summary, in the negative bias range, the larger the additional polarization charge Δ σ, the stronger the polarization coulomb field scattering: as the gate bias increases (from negative to zero), its V G The absolute value of (a) is reduced and the value of the additional polarization charge is smaller, so that the polarization coulomb field scattering is reduced. This reduced polarized coulomb field scattering will offset to some extent the increased polarized optical phonon scattering, thereby reducing R S A change in (c). Therefore, the invention optimizes the design of device materials and structure by utilizing the principle, increases the polarization coulomb field scattering to a certain extent, enhances the counteraction effect of the polarization coulomb field scattering on the polarization optical phonon scattering, and leads R to be led to be S Has smaller variation, thereby achieving the final purpose of improving the linearity of the device.
The technical scheme of the invention is as follows:
a method for improving linearity of AlGaN/GaN heterojunction field effect transistor is disclosed, which is as following formula (1), (2) and (3):
in the formula (1), V G Is a gate bias voltage, d AlGaN Is the thickness of the barrier layer; e.g. of the type 33 And C 33 Respectively, the piezoelectric coefficient and the elastic rigidity tensor of the AlGaN barrier layer, e 33 And C 33 In relation to the Al composition of the AlGaN barrier layer, it is obtained according to the following formula:
e 33 =(0.73x+0.73)C/m 2 (2)
C 33 =(-32x+405)GPa (3)
in the formulas (2) and (3), x is the Al component of the AlGaN barrier layer, m represents the unit length meter, GPa is the unit of elastic constant, C/m 2 Is a piezoelectric coefficient unit;
by increasing the value of the additional polarization charge Δ σ, the polarization coulomb field scattering is increased.
According to a preferred embodiment of the present invention, the specific method of increasing the value of the additional polarization charge Δ σ comprises: by using Al x Ga 1-x A thin N barrier layer of the Al x Ga 1-x Variation range of Al composition in the N barrier layer: x is more than or equal to 0.15 and less than or equal to 0.35 x Ga 1-x Thickness variation range of the N barrier layer: 10nm to 35nm. Al (Al) x Ga 1-x The thickness of the N barrier layer is related to the Al composition, the higher the Al composition x Ga 1-x The smaller the allowable thickness of the N-barrier layer, the range of variation of Al composition in general: x is more than or equal to 0.15 and less than or equal to 0.35 x Ga 1-x Thickness variation range of the N barrier layer: 10nm to 35nm, for Al with a defined Al composition x Ga 1-x The thickness of the N barrier layer is smaller and better on the premise of not influencing the concentration of the two-dimensional electron gas under the grid. From the formula (1), when the AlGaN barrier layer thickness is small, d is AlGaN In the hour, the value of the additional polarization charge Δ σ is increased, effectively increasing the polarization coulomb field scattering.
According to a preferred embodiment of the present invention, the specific method for increasing the value of the additional polarization charge Δ σ includes: the AlGaN barrier layer under the gate is etched through a gate trench digging process. Reducing the thickness d of the AlGaN barrier layer AlGaN And the additional polarization charge under the grid is increased, so that the polarization coulomb field scattering is enhanced.
According to a preferred embodiment of the invention, the increase isThe specific method of adding the value of the polarization charge Δ σ includes: the AlGaN/GaN heterostructure material with high Al component is adopted, and the high Al component range is as follows: 15 to 35 percent. The AlGaN/GaN heterostructure material with high Al component is selected, so that the larger the AlGaN barrier layer is, the better the AlGaN barrier layer is on the premise of not causing strain relaxation, and the formulas (1), (2) and (3) show that when the Al component is increased, the piezoelectric coefficient e of the AlGaN barrier layer is 33 Increase, elastic stiffness tensor C 33 The decrease results in an increase in the magnitude of the additional polarization charge, which effectively increases the polarization coulomb field scattering.
According to the preferred method of the invention, the method for improving the linearity of the AlGaN/GaN heterojunction field effect transistor comprises the step of increasing the total amount of additional polarization charges under a grid, thereby increasing polarization Coulomb field scattering.
According to a preferred embodiment of the present invention, the specific method for increasing the total amount of the additional polarization charges under the gate comprises: by increasing the ratio of gate length to gate-source length, the ratio of gate length to gate-source length is >0.5. The gate length is the length of a Schottky gate electrode of the AlGaN/GaN heterojunction field effect transistor; the length of the grid source is the distance between the grid electrode and the source electrode of the AlGaN/GaN heterojunction field effect transistor. By designing a device structure with a large ratio of gate length to gate-source length, more additional polarization charges can be generated under the gate and act on electrons in a smaller gate-source channel range, so that the effect of the additional polarization charges under the gate on the gate-source channel electrons is enhanced, and the polarization Coulomb field scattering is enhanced.
According to a preferred embodiment of the present invention, the specific method for increasing the total amount of the additional polarization charges comprises: by increasing the gate width length. On the premise of meeting the parameter requirements of the device, the larger the size is, the better the size is, the total amount of the additional polarization charges under the grid can be increased, so that the scattering effect of the additional polarization charges under the grid on grid source channel electrons is increased, and the R of the polarization Coulomb field scattering pair is improved S The effect of (c).
According to the preferable method, the method for improving the linearity of the AlGaN/GaN heterojunction field effect transistor comprises the step of adopting a back barrier layer structure, so that the polarization Coulomb field scattering is increased.
According to the invention, the back barrier structure is a thin GaN channel layer, and an AlGaN back barrier layer is grown under the GaN channel layer.
Preferably, according to the present invention, the thin GaN channel layer has a thickness of 10-20nm. Due to the existence of the AlGaN back barrier layer, the limitation effect on the two-dimensional electron gas in the GaN channel is enhanced, so that the two-dimensional electron gas is closer to an AlGaN/GaN interface, the distance between the polarization charge at the interface and the two-dimensional electron gas is closer, the effect of the additional polarization charge on the two-dimensional electron gas is enhanced, and the polarization Coulomb field scattering enhancement is further enhanced.
Drawings
FIG. 1 shows the output power (P) of two devices in an embodiment of the present invention OUT ) Gain (G) T ) And additional power efficiency (PAE) with input power (P) OUT ) Graph of the variation of (c).
Detailed Description
The invention is further described below, but not limited thereto, with reference to the following examples and the accompanying drawings.
Examples 1,
A method for improving linearity of AlGaN/GaN heterojunction field effect transistor is disclosed, which is as following formula (1), (2) and (3):
in the formula (1), V G Is a gate bias voltage, d AlGaN Is the thickness of the barrier layer; e.g. of a cylinder 33 And C 33 Respectively, the piezoelectric coefficient and the elastic rigidity tensor of the AlGaN barrier layer, e 33 And C 33 In relation to the Al composition of the AlGaN barrier layer, it is obtained according to the following formula:
e 33 =(0.73x+0.73)C/m 2 (2)
C 33 =(-32x+405)GPa (3)
in the formulas (2) and (3), x is the Al component of the AlGaN barrier layer, m represents the unit length meter, GPa is the unit of elastic constant, C/m 2 Is a piezoelectric coefficient unit;
by increasing the value of the additional polarization charge Δ σ, the polarization coulomb field scattering is increased.
Examples 2,
The method according to embodiment 1, wherein the specific method for increasing the value of the additional polarization charge Δ σ includes: by using Al x Ga 1-x A thin N barrier layer of the Al x Ga 1-x Variation range of Al composition in the N barrier layer: x is more than or equal to 0.15 and less than or equal to 0.35 x Ga 1-x Thickness variation range of the N barrier layer: 10nm to 35nm.
Examples 3,
The method according to embodiment 1, wherein the specific method for increasing the value of the additional polarization charge Δ σ includes: the AlGaN barrier layer under the gate is etched through a gate trench digging process.
Examples 4,
The method according to embodiment 1, wherein the specific method for increasing the value of the additional polarization charge Δ σ includes: alGaN/GaN heterostructure material with high Al component is adopted, and the high Al component range is as follows: 15 to 35 percent.
Examples 5,
The method of embodiment 1, wherein the method of improving linearity of the AlGaN/GaN heterojunction field effect transistor is different from the method of embodiment 1, and comprises increasing polarization coulomb field scattering by increasing the total amount of polarization charge under the gate.
Examples 6,
The method of embodiment 5, wherein the specific method for increasing the total amount of under-gate additional polarization charges comprises: by increasing the ratio of gate length to gate-source length, the ratio of gate length to gate-source length is >0.5.
Examples 7,
The method for improving linearity of the AlGaN/GaN heterojunction field effect transistor according to embodiment 5, wherein the specific method for increasing the total amount of the additional polarization charges includes: by increasing the gate width length.
Example 8,
The method for improving linearity of the AlGaN/GaN heterojunction field effect transistor in embodiment 1 is different from the method for improving linearity of the AlGaN/GaN heterojunction field effect transistor in that a back barrier layer structure is adopted, so that polarization Coulomb field scattering is increased.
Examples 9,
The method of embodiment 8, wherein the difference between the method of improving linearity of the AlGaN/GaN heterojunction field effect transistor is that a thin GaN channel layer is used and an AlGaN back barrier layer is grown under the GaN channel layer.
The thickness of the thin GaN channel layer is 10-20nm.
Comparative application examples,
An AlGaN/GaN heterojunction field effect crystal as described in example 7The method for measuring linearity of transistor device comprises selecting two AlGaN/GaN heterojunction field effect transistors with different gate widths, combining polarized optical phonon scattering and polarized Coulomb field scattering, and analyzing R S The change trend of the grid width is compared, so that the change of the linearity of the grid width is compared, and finally the feasibility of the method that the linearity of the device can be effectively improved by improving the grid width is verified through actually testing the linearity of the two devices.
Two AlGaN/GaN heterojunction field effect transistor devices with different gate widths (the gate widths are 546 mu m and 780 mu m respectively) are selected, and the material structure and the device structure are consistent except for different gate widths.
In the AlGaN/GaN heterojunction field effect transistor, the linearity of the device represents the relevance of the input and the output of the device, and is closely related to the transconductance of the device. Transconductance is a differential ratio of the output current of the drain terminal of the device to the input voltage of the gate, and directly determines the linearity of the device along with the change of gate bias voltage. Based on g m =1/(1/g m0 +R S ) This formula, where g m Is the unit gate width intrinsic transconductance of the device, g m0 The intrinsic transconductance is unit gate width, and the two devices have the same material structure and device structure except different gate widths, so the intrinsic transconductance g is unit m0 The consistency is achieved; r S Is the unit gate width parasitic source on-resistance, which is related to the scattering experienced by electrons in the gate source channel. We have found that R is reduced S G can be effectively reduced along with the change of the grid bias voltage m The linearity of the device is improved along with the change of the grid bias voltage.
Parasitic source-side on-resistance refers to the resistance in the gate-source channel, which is determined by the scattering experienced by electrons in the gate-source channel region. Wherein the Polarization Optical Phonon (POP) scattering and Polarization Coulomb Field (PCF) scattering suffered by the gate-source channel resistance can change along with the change of the gate bias voltage, thereby affecting R S A change in (c). During device operation, a negative gate bias voltage is generally selected as a quiescent operating point. In the negative bias range, the polarized optical phonon scattering will increase as the gate bias increases from negative bias to zero; the opposite is true of the polarization coulomb field scattering, which is caused by the increase of the grid biasAnd decreases. Due to the small mass of nitrogen atoms, polarized optical phonon scattering is the strongest scattering mechanism in the AlGaN/GaN heterojunction field effect transistor, and the scattering strength is difficult to change because the polarized optical phonon scattering is closely related to the electron temperature. However, polarization coulomb field scattering, which is a unique scattering mechanism in AlGaN/GaN heterojunction field effect transistors, is closely related to the material and structure of the device.
Polarization coulomb field scattering, arises from the polarization charge that is not uniformly distributed at the AlGaN/GaN heterojunction interface. Due to spontaneous polarization and piezoelectric polarization of the AlGaN barrier layer, uniformly distributed polarization charges are generated at the AlGaN/GaN heterojunction material interface. This uniform distribution of polarization charges can be altered when device processing or gate biasing is applied, thereby introducing additional scattering potential associated with the non-uniform distribution of polarization charges. These non-uniformly distributed polarization charges scatter channel carriers, resulting in the formation of polarized coulomb field scattering. Wherein the difference between the non-uniformly distributed polarization charges and the uniformly distributed polarization charges is referred to as additional polarization charges. With the change of the gate bias voltage, the polarization charge in the region under the gate changes due to the inverse piezoelectric effect, and the additional polarization charge Δ σ can be obtained by the following formula:
wherein e 33 And C 33 Piezoelectric coefficient and elastic rigidity tensor, V, of AlGaN barrier layer G Is a gate bias voltage, d AlGaN The thickness of the barrier layer. In the negative bias range, the larger the additional polarization charge, the larger Δ σ, and the stronger the polarization coulomb field scattering. From the above equation, as the gate bias increases (from negative to zero), its V G The absolute value of (a) is reduced and the value of the additional polarization charge is smaller, so that the polarization coulomb field scattering is reduced. This reduced polarized coulomb field scattering will offset the increased polarized optical phonon scattering to some extent, causing R to S Is reduced, thereby improving device linearity.
For devices with large gate width, the gateThe total amount of the additional polarization charges is large, and the effect on electrons of a grid source channel is strong, so that the polarization coulomb field scattering on the unit grid width parasitic source end on-resistance is strong. R of device due to large gate width S The scattering of the received polarized coulomb field is strong, and the counteraction effect on the polarized optical phonon scattering is strong, so that R is S The amount of change of (c) is smaller, resulting in a better linearity of the device.
In order to verify the effectiveness of the method of the invention, experimental tests are respectively carried out on the linearity of two devices: a single-frequency continuous wave signal of 2.7GHz is adopted, and the radio frequency power characteristic of the device is tested under the conditions that the voltage of a drain terminal is 20V and the grid bias voltage is-1V and the input and the output are matched.
Two devices output power (P) OUT ) Gain (Gain) and Power Added Efficiency (PAE) with input power (P) OUT ) The variation curve of (2) is shown in fig. 1, and it is obvious that the gain of the device with large gate width changes more slowly compared with the device with small gate width, which indicates that the device with large gate width has better linearity. And, comparing 1-dB compression point input power (P) IN_1dB ) It can be found that the device (P) has a large gate width IN_1dB =5.57×10 -2 W/mm) much larger than the device (P) with small gate width IN_1dB =2.24×10 -2 W/mm) and the 1-dB compression point input power for devices with large gate widths is 2.5 times that of devices with small gate widths. Therefore, the linearity of the device with large gate width is improved obviously, and the experimental angle proves that the polarization coulomb field scattering can be increased by increasing the gate width, so that the linearity of the device is improved.

Claims (10)

1. A method for improving linearity of AlGaN/GaN heterojunction field effect transistor is characterized in that the method is according to the following formulas (1), (2) and (3):
in the formula (1), V G Is a gate bias voltage, d AlGaN Is the thickness of the barrier layer; e.g. of the type 33 And C 33 Respectively, the piezoelectric coefficient and the elastic rigidity tensor of the AlGaN barrier layer, e 33 And C 33 In relation to the Al composition of the AlGaN barrier layer, it is obtained according to the following formula:
e 33 =(0.73x+0.73)C/m 2 (2)
C 33 =(-32x+405)GPa (3)
in the formulas (2) and (3), x is the Al component of the AlGaN barrier layer, m represents the unit length meter, GPa is the unit of elastic constant, C/m 2 Is a piezoelectric coefficient unit;
by increasing the value of the additional polarization charge Δ σ, the polarization coulomb field scattering is increased.
2. The method of claim 1, wherein the specific method for increasing the value of the additional polarization charge Δ σ comprises: by using Al x Ga 1-x The N barrier layer is thin, the Al x Ga 1-x Variation range of Al composition in the N barrier layer: x is more than or equal to 0.15 and less than or equal to 0.35 x Ga 1-x Thickness variation range of the N barrier layer: 10nm to 35nm.
3. The method of claim 1, wherein the specific method for increasing the value of the additional polarization charge Δ σ comprises: the AlGaN barrier layer under the gate is etched through a gate trench digging process.
4. The method of claim 1, wherein the specific method for increasing the value of the additional polarization charge Δ σ comprises: the AlGaN/GaN heterostructure material with high Al component is adopted, and the high Al component range is as follows: 15 to 35 percent.
5. The method of claim 1, wherein the method comprises increasing polarization coulomb field scattering by increasing the amount of additional polarization charge under the gate.
6. The method of claim 5, wherein the specific method of increasing the amount of under-gate additional polarization charge comprises: by increasing the ratio of gate length to gate-source length, the ratio of gate length to gate-source length is >0.5.
7. The method of claim 5, wherein the specific method for increasing the total amount of the additional polarization charges comprises: by increasing the gate width length.
8. The method of claim 1, wherein the method of improving linearity of the AlGaN/GaN heterojunction field effect transistor comprises using a back barrier layer structure to increase polarization Coulomb field scattering.
9. The method of claim 8, wherein the back barrier structure is formed by using a thin GaN channel layer and growing an AlGaN back barrier layer under the GaN channel layer.
10. The method of claim 9, wherein the thin GaN channel layer has a thickness of 10-20nm.
CN201710930227.XA 2017-10-09 2017-10-09 Method for improving linearity of AlGaN/GaN heterojunction field effect transistor Active CN107742643B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710930227.XA CN107742643B (en) 2017-10-09 2017-10-09 Method for improving linearity of AlGaN/GaN heterojunction field effect transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710930227.XA CN107742643B (en) 2017-10-09 2017-10-09 Method for improving linearity of AlGaN/GaN heterojunction field effect transistor

Publications (2)

Publication Number Publication Date
CN107742643A true CN107742643A (en) 2018-02-27
CN107742643B CN107742643B (en) 2020-04-17

Family

ID=61236737

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710930227.XA Active CN107742643B (en) 2017-10-09 2017-10-09 Method for improving linearity of AlGaN/GaN heterojunction field effect transistor

Country Status (1)

Country Link
CN (1) CN107742643B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030162339A1 (en) * 2000-03-30 2003-08-28 Mayumi Morizuka High electron mobility transistor and method of manufacturing the same
CN103673866A (en) * 2013-12-13 2014-03-26 山东大学 Method for determining strain of under-grid barrier layer of GaN heterojunction field effect transistor
CN107017293A (en) * 2017-04-14 2017-08-04 西安电子科技大学 A kind of AlGaN/GaN HFETs with dual recess AlGaN potential barrier

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030162339A1 (en) * 2000-03-30 2003-08-28 Mayumi Morizuka High electron mobility transistor and method of manufacturing the same
CN103673866A (en) * 2013-12-13 2014-03-26 山东大学 Method for determining strain of under-grid barrier layer of GaN heterojunction field effect transistor
CN107017293A (en) * 2017-04-14 2017-08-04 西安电子科技大学 A kind of AlGaN/GaN HFETs with dual recess AlGaN potential barrier

Also Published As

Publication number Publication date
CN107742643B (en) 2020-04-17

Similar Documents

Publication Publication Date Title
US20050133816A1 (en) III-nitride quantum-well field effect transistors
Hamza et al. Highly scaled graded channel GaN HEMT with peak drain current of 2.48 A/mm
Sohel et al. Polarization engineering of AlGaN/GaN HEMT with graded InGaN sub-channel for high-linearity X-band applications
Xing et al. Planar-nanostrip-channel InAlN/GaN HEMTs on Si With Improved ${g} _ {{m}} $ and ${f} _ {\textsf {T}} $ linearity
EP3491672B1 (en) High electron mobility transistor with tunable threshold voltage
Hou et al. High linearity and high power performance with barrier layer of sandwich structure and Al0. 05GaN back barrier for X-band application
Fang et al. AlGaN/GaN polarization-doped field-effect transistors with graded heterostructure
Sinha et al. Study of high Al fraction in AlGaN barrier HEMT and GaN and InGaN channel HEMT with In 0.17 Al 0.83 N barrier
Purnachandra Rao et al. Comparative study of III-Nitride Nano-HEMTs on different substrates for emerging high-power nanoelectronics and millimetre wave applications
Cui et al. Effect of different gate lengths on device linearity in AlGaN/GaN high electron mobility transistors
Park et al. Terahertz In 0.8 Ga 0.2 As quantum-well HEMTs toward 6G applications
Kuliev et al. 0.15 μm gate-length AlGaN/GaN HEMTs with varying gate recess length
Lin et al. A $\delta $-Doped InGaP/InGaAs pHEMT With Different Doping Profiles for Device-Linearity Improvement
CN107742643B (en) Method for improving linearity of AlGaN/GaN heterojunction field effect transistor
CN109524462B (en) Fin type field effect transistor
Chiu et al. The improvement of device linearity in AlGaN/GaN HEMTs at millimeter-wave frequencies using dual-gate configuration
Karpagam et al. DC and RF Performance Analysis of Extended Field plated AlGaN/GaN/β-Ga2O3 HEMT
Trew et al. The physics of reliability for high voltage AlGaN/GaN HFET's
JP2001308326A (en) Mosfet having region comparatively highly doped in channel in order to improve linearity
Singh et al. TCAD Investigation for Dual-Gate MISHEMT with Improved Linearity and Current Collapse for LNAs
Lin et al. Linearity enhancement and noise reduction in a passivated AlGaAs/InGaAs/GaAs high-electron mobility transistor
Cheng et al. Linearity characterization of enhancement-mode p-GaN gate radio-frequency HEMT
Katakami et al. RF Characteristics of a Fully Ion-Implanted MESFET with Highly Doped Thin Channel Layer on a Bulk Semi-Insulating 4H-SiC Substrate.
Li et al. Nonlinear Capacitance Compensation Method for Integrating a Metal–Semiconductor–Metal Varactor with a Gallium Nitride High Electron Mobility Transistor Power Amplifier
Trew AlGaN/GaN HFET amplifier performance and limitations

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant