US4056810A - Integrated injection logic memory circuit - Google Patents

Integrated injection logic memory circuit Download PDF

Info

Publication number: US4056810A
Authority: US; United States
Prior art keywords: transistors; layer; current; transistor; zone
Prior art date: 1971-05-22
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired - Lifetime

Application number

US05/653,131

Other languages

English (en)

Inventor

Cornelis Maria Hart

Arie Slob

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

US Philips Corp

Original Assignee

US Philips Corp

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1971-05-22

Filing date

1976-01-28

Publication date

1977-11-01

1976-01-28 Application filed by US Philips Corp filed Critical US Philips Corp

1977-11-01 Application granted granted Critical

1977-11-01 Publication of US4056810A publication Critical patent/US4056810A/en

1994-11-01 Anticipated expiration legal-status Critical

Status Expired - Lifetime legal-status Critical Current

Images

Classifications

- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
- H03K19/091—Integrated injection logic or merged transistor logic
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/411—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only
- G11C11/4113—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only with at least one cell access to base or collector of at least one of said transistors, e.g. via access diodes, access transistors
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
- H01L27/0229—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of bipolar structures
- H01L27/0233—Integrated injection logic structures [I2L]
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/082—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
- H01L27/0821—Combination of lateral and vertical transistors only
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
- H03K3/288—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
- H03K3/289—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable of the master-slave type
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/10—SRAM devices comprising bipolar components
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R25/00—Deaf-aid sets, i.e. electro-acoustic or electro-mechanical hearing aids; Electric tinnitus maskers providing an auditory perception
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/087—I2L integrated injection logic

Definitions

the invention relates to an integrated circuit comprising several circuit elements which are arranged beside each other on one side of a body which is common to said circuit elements, semiconductor zones of said circuit elements being connected to a pattern of conductive tracks present on the said one side of the body for the electric connection of the said circuit elements, said pattern having at least one input and at least one output for electric signals, the body furthermore comprising connections for connecting the two polarities of a source for supplying bias current to one or more of the circuit elements.
the common body of such an integrated circuit may consist, for example, mainly of insulating material on which one or more semiconductor regions are provided or in which a number of such regions are embedded.
the common body usually consists substantially entirely of a semiconductor material.
circuit elements for example diodes, transistors, resistors and capacities, are realized with semiconductor regions having different electric properties, p-n junctions, Schottky junctions, insulating and conductive layers, and so on, which elements are connected to form a circuit by means of a pattern of conductive tracks.
the yield in the manufacture strongly depends upon the size of the semiconductor surface area required for the circuit in that sense that when said surface area increases, the yield decreases.
the dimensions of the circuit elements themselves influence their high-frequency behaviour. For example, the cut-off frequency generally is smaller according as the dimensions of the relevant circuit element are larger. Also for these reasons it is desirable to reduce the dimensions of the semiconductor regions of the circuit elements as much as possible and to simplify the technology for the manufacture, if possible.
Another problem is the admissible dissipation. Reducing the dissipation and hence the energy consumption of the circuit, which reduction is not at the cost of the ready functioning and/or the cost-price of the integrated circuit, increases the application possibilities of such circuits.
other criteria may also play an important part with respect to the dissipation. For example, in the case of large and complex integrated circuits the overall dissipated energy may be so large that stringent requirements are imposed upon the cooling of the common body so as to be able to keep the maximum temperature below a value at which a reliable operation of the circuit is not yet endangered.
the desirability exists, in connection with the life of the batteries, to use circuits having a small dissipation.
bias currents are to include all those currents which are supplied to the circuit elements for the direct current biasing thereof.
a number of these currents usually those currents which flow through the main current path of the relevant circuit element via the main electrodes, for example the emitter and the collector of a transistor, also supply energy which may be used for signal amplification -- the ratio between the energies of the output signal and the input signal.
"Supply tracks” are to be understood to mean tracks which serve notably to supply the last-mentioned bias currents.
a part of the pattern of conductive tracks is formed by the connections which are necessary for the electric biasing of the circuit elements.
comparatively much current flows in particular through the supply tracks, in which tracks usually substantially no voltage loss may occur.
the supply tracks are often constructed to be comparatively wide in the conventional integrated circuits.
bias currents have to be supplied to circuit elements at a result of which the relevant tracks usually have a considerable length. So the supply tracks required for the biasing of the circuit elements require a considerable part of the space available for the pattern as a result of which the realization of the remaining conductive connections within a restricted space is impeded also because crossing connections are preferably avoided. Indeed, this problem does not only occur with very large integrated circuits but also in circuits having a smaller number of circuit elements, albeit sometimes in a less serious form.
the negative polarity of the external voltage source is connected to the p-type layer and the positive polarity is connected to the n-type substrate.
a direct conductive connection is provided between the n-type substrate and one or more parts and the n-type epitaxial layer in that, prior to growing the epitaxial n-type layer, the conductivity type of the p-type layer in the relevant places has been converted into n-type by diffusion. In this manner, the two polarities of the voltage source are available substantially in any desirable location at the semiconductor surface via a direct low-ohmic conductive connection.
the common body comprises a current injector for supplying bias current, said current injector being a multilayer structure having at least three successive layers which are separated from each other by rectifying junctions among which a first -- termed injecting layer -- which is separated from the circuit elements to be adjusted by at least one rectifying junction, and an adjoining second layer of a semiconductor material -- termed intermediate layer --, the injecting layer having a connection for one polarity of the said source and the intermediate layer having a connection for the other polarity of the said source to polarize the rectifying junction between the injecting layer and the intermediate layer in the forward direction, to inject charge carriers from the injecting layer into the intermediate layer which are collected by the third layer of the current injector adjoining the intermediate layer -- termed collecting layer --, the said current injector being used, according to one or more of the aspects of the invention to be described hereinafter, in very close relationship with the circuit element to be biased as regards location and distance.
an integrated circuit of the type described in the preamble in which, according to the invention, a current injector is incorporated is furthermore characterized in that a zone of one of the circuit elements -- termed zone to be biased -- which is separated from the injecting layer and hence from the one source connection connected thereto by at least two rectifying junctions, collects, across a rectifying junction bounding said zone, charge carriers from one of the layers of the current injector and thus receives bias current, said zone being directly connected to the pattern of conductive tracks.
said current injector is combined with at least the said one circuit element to form a compact assembly in which by means of injection of charge carriers across a rectifying junction which is polarized in the forward direction and essentially does not belong to the one circuit element, a flow of charge carriers which forms the bias current required for the zone to be biased is supplied to said zone. It is of particular importance that no connection of the zones to be biased to the pattern of conductive tracks is necessary for supplying bias current. This is one of the reasons why said pattern of conductive tracks becomes simpler. Furthermore, the said electric biasing obtained by means of the current injector is in the form of supplying current, as a result of which the use of resistors becomes substantially superfluous. In addition to the bias current supplied by means of the current injector, electric signals may, if desirable, be supplied to or derived from the zone to be biased via the pattern of conductive tracks.
the zones to be biased of the circuit elements may belong to main electrodes, for example the emitter and the collector of a transistor, but they may also belong to control electrodes of the circuit elements in question.
an integrated circuit according to said second aspect of the invention, comprises a current injector, the zone to be biased of the one circuit element collecting charge carriers from one of the layers of the current injector as described above, and said integrated circuit being furthermore characterized in that the last-mentioned one layer of the current injector also forms a further zone of the one circuit element, the zone to be biased being directly connected to a further part of the integrated circuit, for example, the pattern of conductive tracks and/or further circuit elements.
This embodiment is particularly suitable for the electric biasing of control electrodes, for example the base zones of transistors.
the current injector is constructed to be lateral, that is to say having the layers of the current injector beside each other and adjoining the said one side of the body.
the charge carriers carrying the bias current experience a displacement in the lateral direction, so approximately parallel to one side of the body.
An integrated circuit according to said third aspect of the invention comprises a current injector as described above which is characteristic of the integrated circuit according to the invention and is furthermore characterized in that a zone of one of the circuit elements -- termed zone to be biased -- which is separated from the injecting layer and hence from the one source connection connected thereto by at least two rectifying junctions, and those layers of the current injector which have the same conductivity type as the zone to be biased are surface zones of one conductivity type which extend beside each other from the said side of the body in the same region of the opposite conductivity type and are surrounded in the body in said region, and the zone to be biased forms with the region a junction bounding said zone, via which junction said zone collects charge carriers from the region and thus receives bias current, which charge carriers are injected in the region from a layer of the current injector constituting a rectifying junction with the region and being located on the said one side of the body.
this lateral embodiment also the pattern of conductive tracks, as will be described in detail below, can be considerably simplified while said embodiment particularly offers furthermore, as will become apparent, a possibility for integrating circuits with the aid of a considerably simplified technology.
An integrated circuit according to said fourth aspect of the invention comprises a current injector as described above which is characteristic of the integrated circuit according to the invention and is furthermore characterized in that the injecting layer adjoins the side of the body located opposite to the said one side and a layer to the current injector -- termed oppositely located layer -- which is separated from the injecting layer and hence from the one source connection connected thereto by at least two rectifying junctions, and extends on the said one side of the body and opposite to the injecting layer, while the oppositely located layer can collect charge carriers from an adjacent layer of the current injecting through a rectifying junction bounding said layer and thus receives a current which serves as a bias current for a zone of one of the circuit elements -- hereinafter termed zone to be biased -- which zone to be biased is connected to the oppositely located layer.
Such a vertical embodiment enables current to become available in the desirable locations on said one side without this requiring long conductive tracks on the said one side of the common body.
This bias current is supplied by means of a source connection on the oppositely located side of the body and a junction polarized in the forward direction.
the injecting layer of the current injector can be formed, for example, by a metal layer which is separated from the semiconductor intermediate layer by a thin insulating layer, charge carriers being introduced into the intermediate layer by injection by tunneling.
the injecting layer preferably is a semiconductor layer which forms a p-n junction with the intermediate layer.
a preferred embodiment of the integrated circuit according to the invention which provides a particularly simple construction is that in which the current injector is a three-layer structure in which the injecting layer and the collecting third layer are semiconductor layers of one conductivity type and the intermediate layer is of the opposite conductivity type, the zone to be biased belonging to the collecting third layer of the current injector.
the collecting layer and in general any layer of the current injector which collects charge carriers from an adjacent layer of the current injector if no external potential is impressed, will assume a potential at which the rectifying junction between the two relevant layers is polarized in the forward direction. As a result of this, injection of charge carriers will also occur across said collecting junction. If an equal amount of current flows across the collecting junction in both directions, the voltage across said junction will be maximum and substantially equal to the voltage across the injecting junction of the current injector. In all the other cases the value of the forward voltage depends upon the value of the (bias) current derived by or from the relevant collecting layer. It will be obvious that in the boundry case in which substantially no voltage exists across the relevant collecting rectifying junction, the derived current is maximum.
biasing potentials for the zone to be biased can thus be obtained the value of which lies in a range which is restricted by the voltage between the two source connections of the current injector connected to a source.
the bias potentials obtained by means of the current injector are maximally equal to those of the source connection with the highest potential and minimum equal to those of the source connection with the lowest potential.
the voltage between the source connections is equal to the voltage which is necessary to operate the rectifying junction between the injecting layer and the intermediate layer in the forward direction. This voltage will generally be comparatively low.
a usual value for said forward voltage for a p-n junction in silicon, for example, is approximately 0.6 to 0.8 Volt.
bias current can also be supplied to zones of circuit elements which are operated at voltages higher than those indicated above.
the potential of the zone to be biased which is connected to the current injector may lie outside the above-indicated range namely so that the rectifying junction between the zone to be biased and the adjoining layer of the current injector is polarized in the reverse direction.
the number of layers of the current injector may be both even and odd.
the current injector is a five-layer structure in which the fourth layer of the current injector adjoining the collecting third layer is a semiconductor layer of the same conductivity type as the intermediate layer, in which the third layer injects charge carriers into the fourth layer and the fifth layer collects charge carriers from the fourth layer through a rectifying junction bounding said fifth layer and thus receives a current which serves as a bias current for the zone to be biased of the one circuit element.
the intermediate layer and the fourth layer of the current injector can advantageously form a continuous region of the same conductivity type in the body.
the current injector comprises means for controlling the bias current to be received by the zone to be biased.
the bias current can be varied between zero and a value which is determined by the voltage set up at the source connections of the current injector, or be adjusted at a desirable level.
said control or adjustment can simply be realized by means of an at least temporarily conducting connection between the collecting third layer and a layer adjoining said third layer of the current injector.
Such a connection may comprise, for example, an electronic switch such as a transistor.
the bias current to be supplied by means of the current injector may be supplied, for example, to a diode.
a circuit element to be biased preferably is a transistor having at least two main electrodes and at least one control electrode, for example a field effect transistor having a source and drain zone and one or more gate electrodes.
bipolar transistors When bipolar transistors are used in the circuit it is of particular advantage to supply bias current to the base zones of one or more of the transistors by means of the current injector. If the current injector is combined with the transistor, the layer of the current injector which adjoins the base zone to be biased and from which the base zone collects charge carriers may form the emitter zone or the collector zone of the transistor in question.
circuit arrangements of a particularly simple construction can be realized.
the circuit then preferably comprises a number of transistors in a common emitter arrangement in which the various base zones to be biased collect charge carriers from the same layer of the current injector, said layer forming a common emitter zone of the transistors. So in this manner bias current is simultaneously supplied to several circuit elements by means of one current injector.
the common emitter zone may form a reference potential plane for the circuit or for a part thereof, said plane separating the circuit elements from the injecting layer and the source connection connected thereto.
multi-collector transistors may be used in the common emitter circuit, as a result of which the compactness of the circuit and the simplicity of the wiring pattern can be considerably improved.
the collector of a first of the transistors is connected, via the pattern of conductive tracks, to the base of a second transistor.
This cascade arrangement can extremely readily by used in circuits for low power and/or linear amplification, for example for hearing aids, or in logic circuits, such as NOR gates.
the bias current supplied to the base zone of the second transistor can serve, simultaneously or shifted relative to each other in time, as a base current for the second transistor and as a collector supply current for the first transistor.
Integrated circuits having such cascades can be manufactured with a strongly simplified technology while in particular logic circuits with such cascades have a considerably simplified wiring pattern because both the bias current for the control electrodes and the supply current for the main electrodes can be supplied by the current injector.
this manner of current supply makes the use of load resistors usually superfluous also as a result of which a NOR gate having several inputs may consist, for example, simply of a number of transistors having a common emitter zone the collector-emitter paths of which are connected in parallel by the interconnection of the collectors.
integrated trigger circuits having cross-coupled transistors with a common emitter zone can also be obtained easily.
Such trigger circuits constructed according to the invention require comparatively little semiconductive surface area and have a simple wiring pattern and a low dissipation as a result of which they are particularly attractive for use as matrix elements in large memories.
FIG. 1 is a diagrammatic plan view of a part of a first embodiment of the integrated circuit according to the invention.
FIG. 2 is a diagrammatic cross-sectional view of the embodiment shown in FIG. 1 taken on the line II--II of FIG. 1.
FIG. 3 shows an electric circuit diagram of the embodiment shown in FIG. 1 and 2.
FIG. 4 shows a circuit diagram of a gate circuit according to the invention.
FIG. 5 is a diagrammatic cross-sectional view of the embodiment shown in FIG. 1 and 2 taken on the line V--V of FIG. 1.
FIG. 6 is a diagrammatic cross-sectional view of a part of a second embodiment of the integrated circuit according to the invention.
FIG. 7 is a circuit diagram of a part of a third embodiment of the integrated circuit according to the invention, of which part
FIG. 8 is a diagrammatic cross-sectional view.
FIG. 9 is a diagrammatic cross-sectional view of a fourth embodiment of the integrated circuit according to the invention.
FIG. 10 shows a circuit diagram associated with said fourth embodiment.
FIG. 11 is a circuit diagram of a fifth embodiment of the integrated circuit according to the invention.
FIG. 12 shows diagrammatically the principle of an embodiment according to the fourth aspect of the invention.
FIG. 13 is a diagrammatic cross-sectional view of that part of the fifth embodiment of which FIG. 11 shows the associated circuit diagram.
FIG. 14 is a diagrammatic plan view of a part of a sixth embodiment of the integrated circuit according to the invention.
FIG. 15 is a diagrammatic cross-sectional view of said sixth embodiment taken on the line XV-XV of FIG. 14.
FIG. 16 is a diagrammatic plan view of a part of a seventh embodiment of the integrated circuit according to the invention, of which
FIG. 17 is a diagrammatic cross-sectional view taken on the line XVII--XVII of FIG. 16.
FIG. 18 is a diagrammatic cross-sectional view of an eighth embodiment of the integrated circuit according to the invention.
FIG. 19 shows a circuit diagram associated with a ninth embodiment of the integrated circuit according to the invention and of a part of which
FIG. 20 is a diagrammatic plan view.
FIG. 21 shows a circuit diagram associated with a tenth embodiment of the integrated circuit according to the invention of a part of which
FIG. 22 is a diagrammatic plan view
FIG. 23 is a diagrammatic cross-sectional view of said part of the tenth embodiment taken on the line XXIII--XXIII of FIG. 22.
FIGS. 1 and 2 show a part of a first embodiment of the integrated circuit according to the invention.
This integrated circuit comprises a plurality of circuit elements, in this case transistors, of which the base zones are denoted by reference numerals 1 to 10. These transistors are arranged beside each other on one side of a body 12 which is common to said circuit elements.
the body 12 consists for the greater part of a semiconductor material and has on the side of the semiconductor surface 11 an insulating layer 13 across which extends a pattern of conductive tracks 14 which is present on said side of the body 12.
the conductive tracks are connected, via apertures in the insulating layer 13 which in FIG. 1 are denoted by broken lines, to the parts of the circuit elements emerging at the semiconductor surface in said apertures. In this manner said tracks 14 serve for the electric connection of the transistors.
the body 12 furthermore comprises connections 15 and 16 shown diagrammatically in FIG. 1 for connecting the positive and the negative polarity of a source 17 for supplying bias current to one or more of the circuit elements.
the body 12 is provided with a current injector constituted by a multilayer structure having in this case three successive layers 20, 21 and 5 separated from each other by rectifying junctions 18 and 19.
the first or injecting layer 20 is separated from the circuit elements to be biased by at least one rectifying junction, the junction 18.
the second or intermediate layer 21 of the current injector is a semiconductor layer which constitutes the rectifying junctions 18 and 19, respectively, with the first and the third layer 20 and 5, respectively.
the injecting layer 20 has a connection 15 for one polarity of the source 17 and the intermediate layer 21 has a connection 16 for the other polarity of the source 17.
the rectifying junction 18 between the injecting layer 20 and the intermediate layer 21 is polarized in the forward direction, charge carriers being injected from the injecting layer 20 into the intermediate layer 21 and being collected by the third layer 5 of the current injector adjoining the intermediate layer 21.
the third layer of the current injector also forms the base zone to be biased of one of the transistors, namely of the three-layer transistors 33, 5, 21.
This base zone 5 to be biased is separated from the injecting layer 20, and hence also from the source connection 15 connected thereto, by at least two rectifying junctions, the p-n junctions 18 and 19, and collects, via the junction 19 bounding the third zone 5, charge carriers from the intermediate layer 21 of the current injector which carriers provide the desirable bias current.
Said zone 5 is furthermore connected to one of the tracks 14 of the conductor pattern, via which connection electric signals, for example, can be supplied or can be taken.
the bias currents of the remaining base zones 1 to 4 and 6 to 10 are supplied in a corresponding manner by means of the injecting layer 20 and the intermediate layer 21.
the layers 20, 21 and 10, for example, constitute a current injector for supplying bias current to the base zone 10 of the three-layer transistor 36, 10, 21.
This zone 10 to be biased is also separated from the injecting layer 20 and the one source connection 15 connected thereto by two rectifying junctions, the junctions 38 and 18.
Said zone 10 furthermore collects charge carriers from the intermediate layer 21 of the current injector via the junction 38, the intermediate layer 21 also forming a zone of the circuit element, in this case one of the outermost zones of the three-layer transistor.
the base zone 10 to be biased of the transistor 36, 10, 21 is connected to a further three-layer transistor 37, 10, 21.
This connection is realized internally in the semiconductor body 12 in that the zone 10 forms a base zone which is common to both transistors.
the base zone 10 is also connected to one of the conductive tracks 14, which conductive track inter alia leads from the base zone 10 to the three-layer transistor 33, 5, 21.
the injecting layer 20 is a semiconductor layer of the same one conductivity type as the layers 1 to 10 which each constitute a third or collecting layer of the current injector. Said layers 1 to 10 and 20 extend beside each other from one side of the body at which the conductive pattern is present in the same region 21 of the opposite conductivity type and are surrounded by said region 21 in the body 12.
the zones 1 to 10 to be biased receive their bias current by collecting charge carriers from the region 21, which carriers have been injected in the region 21 from a layer of the current injector present on the said one side, namely the injecting layer 20, via the rectifying junction 18.
the part of the integrated circuit according to the invention shown in FIGS. 1 and 2 constitutes a master slave flip-flop according to the electric circuit diagram shown in FIG. 3.
Said flip-flop comprises 16 transistors T 22 to T 37 distributed over eight NOR gates having each two inputs.
the collectors of said transistors T 22 to T 37 are referred to in FIGS. 1 and 2 by the corresponding reference numerals 22 to 37.
the base zones of said transistors are the zones 1 to 10, the zones 1, 3, 4, 6, 7 and 10 each constituting a base zone which is common to two transistors. All the emitters of the transistors are connected together. They are constituted by the common emitter zone 21 which is also the intermediate layer of the current injector.
the current injector with its collecting zones 1 to 10 to be biased is shown diagrammatically in FIG. 3 by ten current sources I.
the diagram of FIG. 3 furthermore shows an electric input IN, an electric output Q and clockpulse connections CPM and CPS, respectively, for the master and the slave, the conductive tracks 14 corresponding thereto being denoted in the same manner in FIG. 1.
the transistor T 37 in FIG. 3 actually does not belong to the flip-flop.
the collector of the transistor T 34 constitutes an output of the flip-flop and transistor T 37 belongs already to a further gate circuit connected to said output of the flip-flop.
the transistor T' 37 shown in broken lines in FIG. 3 which may be considered to belong to the flip-flop and which together with the transistor T 22 constitutes a NOR input gate of the flip-flop.
the cause of the fact that in the integrated form just the transistors T 22 to T 37 are grouped together as a structural unit is the connection shown between the bases of the transistors T 36 and T 37 .
the transistor T 37 can actually be realized simply as an extra collector zone 37 in the base zone 10 of the transistor T 36 as a result of which a saving of required semiconductor surface area is obtained. For the same reason it is often also more favorable to construct the transistor T' 37 as an assembly with the part of the circuit immediately preceding the flip-flop, for example, a preceding flip-flop.
multi-collector transistors having a base zone which is common to two or more separate collectors results in a considerable simplification of the integrated circuit, inter alia, because considerably less space at the semiconductor surface is necessary for a multi-collector transistor having, for example, three collectors than for three separate transistors. Furthermore, the number of required connections for a multi-collector transistor is considerably smaller than for an equivalent number of separate transistors as a result of which the wiring pattern is simpler with multi-collector transistors.
the flip-flop described is a particularly compact integrated circuit, inter alia as a result of the fact that the current injector used is very closely connected with the circuit elements to be biased. In addition to the circuit elements used, only one further zone, namely the injecting layer 20, and an extra rectifying junction, the p-n junction 18, is necessary for the current injector. The remaining layers of the current injector coincide with semiconductor layers necessary already for the circuit elements themselves. Furthermore, as shown in FIG. 1, the connections 15 and 16 to the injecting layer 20 and the intermediate layer 21 of the current injector may be provided at the edge of the body 12. The bias currents are supplied internally via the body by means of the current injector. As is shown diagrammatically in FIG. 2 with the connection 16', in the present example also the more readily accessible surface 39 which is situated on the oppositely located side of the body opposite to the surface 11 may be used for the connection of the intermediate layer.
the current injector supplies not only the bias current for the base zones of the transistor but also the emitter-collector main currents required for said transistors.
the base zone 5 is connected inter alia to the collector zone 29 via a conductive track 14.
the transistors T 29 and T 33 constitute a D.C.-coupled cascade.
transistor T 29 is conductive, the bias current supplied to the zone 5 by the current injector flows at least for a considerably part, via the said conductive track, as a main and supply current through the emitter-collector path of transistor T 29 . In this manner, all the bias currents necessary for the flip-flop are obtained with a single connected source 17.
Another important aspect is that a large number of transistors the emitters of which are directly connected are incorporated in the circuit.
These connected emitters may be constructed as a common emitter zone 21, the double-diffused three-layer structure which in itself is usual for transistors being used in the reverse direction.
the smallest zone serves as a collector which is present at the surface and which, viewed on the surface 11, lies entirely on the base zone and which in the body is surrounded by the base zone.
Said base zone is a surface zone which adjoins the surface 11 round about the collector and which extends from said surface in the intermediate layer 21 which also serves as an emitter.
a transistor structure used in this manner has a lower current amplification factor ⁇ than the conventional non-inverted transistor.
the flip-flop described is entirely operated with a single connected source 17. This means inter alia that during operation all the voltages in the circuit lie within the range which is given by the potential difference supplied by the source 17 to the connections 15 and 16. This potential difference is in the forward direction across the p-n junction 18 between the injecting layer 20 and the intermediate layer 21.
the charge carriers consequently injected in the intermediate layer and which in said layer are minority charge carriers can be collected by a region of the same conductivity type as the injecting layer 20, for example the zone 5, provided that the distance between the layer 20 and the zone 5 is not too large, in practice of the order of the diffusion length of the minority charge carriers in the intermediate layer.
Such a current transfer from the injecting layer 20 to the zone 5 to be biased can take place when the junction 19 between the zone 5 and the intermediate layer 21 is biased in the reverse direction which may be effected, for example, by connecting the zone 5 via a conductive track 14 to a point of a suitable potential.
a second voltage source must be used in the circuit.
a rectifying junction need not necessarily be biased in the reverse direction to be able to collect charge carriers.
the collected charge carriers may result in a potential variation of the zone 5 as a result of which a voltage in the forward direction is also set up across the junction 19. Injection of charge carriers across the junction 19 will certainly occur when said forward voltage becomes large enough, as a result of which a current flows across the junction in a direction opposite to that of the current flowing across said junction as a result of collection of charge carriers.
the potential of zone 5 will adjust itself such that the difference of said two currents is equal to the base bias current necessary for operating the transistor 33, 5, 21, if desirable increased by the current which flows away via a connection at the zone 5. In this stationary condition, the potential of the zone 5 will generally lie between the potentials of the connections 15 and 16.
the three-layer transistor 33, 5, 21 will be used with the zone 33 as the emitter, zone 5 as the base and layer 21 as the collector, the base bias current being supplied entirely or partly by the current injector.
the layer 21 may be used as the collector of the three-layer transistor 33, 5, 21, namely when the junction 40 between the zone 33 and 5 is biased far enough in the forward direction. More important, however, is that when the junction 19 is in the forward direction, the intermediate layer 21, as in the present example, can serve as the emitter of the transistor 21, 5, 33 which will be explained more fully below.
the common body 12 is an n-type semiconductor body which constitutes the intermediate layer of the current injector, the intermediate layer 21 comprising a low-ohmic n-type substrate 21 a on which a high-ohmic n-type surface layer 21 b is provided. All the semiconductor zones of the circuit elements and the current injector adjoin the surface 11 of the surface layer 21 b remote from the substrate 21 a .
the injecting layer 20 and the base zones 1 to 10 are provided simultaneously and with the same doping concentration as p-type surface zones in the surface layer 21 b which is epitaxial in this case.
the doping concentrations and the gradients thereof in the proximity of the p-n junctions 18 and 19 are substantially equal.
This equality of the two junctions 18 and 19 seems to exclude the use of the intermediate layer 21 as the emitter of the n-p-n transistor 21, 5, 33.
the junction 18 constitutes the injecting junction of the current injector as a result of which the current in the forward direction at said junction must consist of holes as much as possible with a view to a reasonable efficiency, while for the same reason the current in the forward direction at the junction 19, as an emitter-base junction of the transistor, must consist of electrons as much as possible.
the epitaxial layer 21 b is an intermediate layer of the current injector, the doping concentration would have to be low, while for said expitaxial layer as an emitter of the transistor a high doping concentration is desirable.
the ratio between the electron current and the hole current in an injecting junction depends not only upon the minority charge carrier concentration on either side of said junction given with the doping concentrations and the voltage across said junction, but is actually determined by the gradients of said minority charge carrier concentrations. These concentration gradients depend inter alia on the presence of a collecting junction such as the base-collector junction 40 and the distance from said junction 40 to the injecting junction 19. In the proximity of the collecting junction 40, the minority charge carrier concentration in the base zone 5 as a result of the collecting effect of said junction 40 is low dependent upon the biased voltage across said junction.
the collecting effect of the junction 40 results in an increase of the gradient of the minority charge carrier concentration.
This effect may also be described as a shortening of the effective diffusion length of the minority charge carriers in the base zone 5.
the shortened effective diffusion length of the electrons in the base zone 5 must be smaller than that of the holes in the intermediate layer 21.
the present flip-flop is constructed from a number of NOR gates which consist of a number of transistors the emitter-collector paths of which are connected in parallel.
FIG. 4 shows such a NOR gate which consists of two or more gate transistors T 40 , T 41 . . . .
the gate transistors are succeeded by a transistor T 42 .
the inputs A, B . . . of the gate transistors T 40 , T 41 . . . are constituted by the base electrodes of the transistors T 40 , T 41 ,. . ., hile their emitter-collector paths are shunted by the emitter-base path of the transistor T 42 .
the current injector is denoted diagrammatically with current sources I 40 , I 41 , and I 42 and the associated polarities between the bases and the emitters.
the transistor T 42 will conduct current only (as a result of the current source I 42 which is operative in the forward direction) if neither the transistor T 40 nor the transistor T 41 is conducting, i.e., if both at the input A and at the input B earth potential prevails or at least a voltage is present relative to the emitter which is lower than the internal base input threshold voltage of the transistors T 40 and T 41 respectively.
the currents of the source I 40 and I 41 flow to earth and since transistor T 45 is conductive, the voltage at its collector (point D) will have dropped substantially to earth potential.
the current of the source I 42 will flow via the input transistor(s) which is then conductive so that too little current remains for the base of the transistor T 42 to cause said transistor to convey current.
the current injector thus forms the indicated current source I 42 and ensures the supply of the main current path of the transistors T 40 , T 41 . . . , while the base-emitter junction of the transistor T 42 constitutes the load impedance of said transistors.
the surface zone 21 c is present not only between the base zone to be separated but each of the base zones 1 to 10 is substantially entirely surrounded at the surface 11 by a combination consisting of a part of the injecting layer 20 and the more highly doped zone 21 c .
Each of the base zones is surrounded on three sides by a U-shaped part of the zone 21 c .
a small aperture is still present on either side of the injecting layer 20 between the junction 18 and the n + -n junction 44 which is not shown in FIG. 1 for clarity and which is formed between the low-ohmic U-shaped parts of the zone 21 c and the adjoining high-ohmic part 21 b of the intermediate layer.
each of the base zones 1 to 10 extends in, at least adjoins, a comparatively small n-type region which, in as far as it adjoins n-type material, is substantially entirely enclosed within the n + -n junction 44 and the n + -n junction 45 between the substrate 21 a and the epitaxial layer 21 b .
These n + -n junctions constitute a barrier for the holes present in the epitaxial layer 21 b as a result of which the holes injected in such an enclosed part by the injecting layer 20 or the base zone 5 flow away less easily to parts of the n-type intermediate layer 21 which are farther remote from the junctions 18 and 19.
the n-type region 21 b adjoining the base zone 5 is preferably enclosed as much as possible. Furthermore, said region 21 b preferably is as small as possible so as to restrict the loss of minority charge carriers by recombination.
the base zones and the injecting layer 20 preferably extend up to the n + substrate 21 a , at least up to an n + layer.
the n + surface zone 21 c preferably extends up to or in the substrate 21.sup. 1.
the n + surface zone at the surface 11 preferably adjoins the injecting layer 20 directly.
the presence of the aperture shown in FIG. 5 on either side of the injecting layer is rather related to the manner of manufacturing the integrated circuit than to the effect in view of the enclosure.
losses by surface recombination may play a more or less important part.
the current amplification factor of the transistor when the zone to be biased is, for example, uniformly doped, for example, forms part of an epitaxial layer, may be increased by providing at least in the part of the base zone to be biased and adjoining the semiconductor surface, a gradient in the doping concentration, the concentration decreasing from the surface in a direction transverse to the semiconductor surface. The resulting drift field then keeps the minority charge carriers away from the surface.
a corresponding concentration gradient in the layer of the region 21 b adjoining the semiconductor surface is desirable for the same reason.
Such a gradient in the region 21 b can be simply obtained, for example, simultaneously with the provision of the usually diffused collector zone 33.
the injecting layer 20 has the form of a ribbon-shaped surface zone along which on either side several base zones 1 to 10 to be biased and separated therefrom are juxtaposed. In this manner a large number of zones to be biased can be provided with bias current with the same injecting layer.
the series resistance of such an elongate injecting layer 20 can be reduced by means of a continuous or interrupted conductive track 46.
FIG. 6 is a cross-sectional view of a second embodiment of the integrated circuit according to the invention.
the common body 60 comprises a current injector having five successive layers 61, 62 a , 63, 62 b , 64 which are separated from each other by rectifying junctions 65, 66, 67 and 68.
the third layer 63 of the current injector can assume a potential at which the junction 66 and also the junction 67 come in the forward direction.
the second or intermediate layer 62a can inject charge carriers into the third layer 63, which carriers can be collected by the fourth layer 62 b , as well as that the third layer 63 in its turn can inject charge carriers into the fourth layer 62 b , which carriers can be collected therefrom, if a fifth layer 64 is present, by said fifth layer through the junction 68 adjoining and bounding said fifth layer 64.
the fifth layer 64 of the current injector also constitutes the base zone to be biased of a bipolar transistor which may be constituted, for example, by the layers 69, 64 and 70.
the said layers of the current injector and of the transistor may be provided, for example, in a thin semiconductor layer which is present on an insulating substrate, the five layers of the current injector extending, for example, throughout the thickness of said semiconductor layer.
the intermediate layer 62 a and the fourth layer 62 b constitute in the body a continuous region of the same conductivity type. The remaining parts of said region are denoted in FIG. 6 by 62 c to 62 f .
This region belongs at least for the greater part to an epitaxial layer 62 of one conductivity type which is provided on a semiconductor substrate 71 of the opposite conductivity type, the said region, hereinafter termed island, being separated, by means of separation zones 72 of the opposite conductivity type, from the remaining parts of the epitaxial layer 62.
the island comprises a buried layer 62 f of one conductivity type having a doping concentration which is higher than the original concentration of the epitaxial layer 62.
This buried layer is present at and in the immediate proximity of the interface of the substrate and the epitaxial layer.
the layers 61, 63 and 64 of the current injector are surface zones which reach from the surface 73 to the buried layer 62.
the diffusion voltage at said parts of the p-n junctions between the injecting layer 62 and the third layer 63 on the one hand and the island on the other hand which are substantially parallel to the surface 73 is larger than that of the parts 65, 66 and 67 of said junctions.
the injection of the charge carriers by the layers 61 and 63 will preferably take place in a lateral direction substantially parallel to the surface 73.
the layers 62.sup. a and 62 b in which said injection takes place are very small so that, as already described, comparatively few injected charge carriers are lost in the island.
the combination of current injector and circuit element is surrounded as much as possible so as to restrict the flowing away of minority charge carriers in a lateral direction.
a low-ohmic zone 62 e which belongs to the island adjoins the injecting layer.
the zone 62 e serves to restrict the injection of charge carriers of the injecting layer in a lateral direction on the side of the injecting layer remote from the zone to be biased by increasing the diffusion voltage.
the zone 62 e also serves as a contact zone for the connection 74 for one polarity of an external source 75 to the intermediate layer 62 a of the current injector.
the desirable enclosure of the base zone 64 to be biased has been obtained in this example by means of an insulating layer 76 which at least partly is sunken in the body 60 and which extends, from the surface 73, in the semiconductor layer 62 in which the zones to be biased are present.
the insulating layer 76 extends only over a part of the thickness of the layer 62.
This sunken insulating layer 76 surrounds the base zone 64 for the greater part and adjoins as much as possible the third layer 63, the injecting layer 61 or the zone 62 e , according as bias current is supplied simultaneously with the third layer 63 and/or injecting layer 61 to several juxtaposed zones to be biased, or to the base zone 64 alone.
the injecting layer 61 is provided with a connection 77 shown diagrammatically for the other polarity of the source 75.
the current injector shown is furthermore provided with means for controlling or adjusting the bias current to be received by the base zone 64 to be biased.
Such a control can be obtained, for example, by means of an insulated electrode to be provided on the insulating layer 78 above the intermediate layer 62 a and/or the fourth layer 62 b , the potential of said electrode influencing the recombination of the minority charge carriers at the surface of said layers.
another possibility of controlling the bias current is used, namely control by withdrawing current from the third layer 63 of the current injector.
said third layer 63 is provided with a conductive connection 79.
the third layer When the third layer is short-circuited, for example, via said connection to the fourth layer 62 b or the intermediate layer 62 a , the voltage across the junctions 66 and 67 will be so small that the third layer 63 collects but that no or substantially no injection from the third layer occurs so that no bias current is supplied to the base zone 64.
Such a situation in which no bias current is supplied by the current injector to one or more circuit elements of the circuit may be permanently desirable, in which case the junction 66 and/or the junction 67 can simply be short-circuited at the surface 73 with a conductive layer.
the bias current for the base zone 64 may also be switched on or off temporarily when, for example, an electronic switch is provided between the connections 79 and 74.
Such a switch is shown diagrammatically in FIG. 6 by the transistor 80 the base 81 of which, for example, can be controlled by a further part of the circuit and which can simply be integrated in the body 60.
the transistor 80 the base 81 of which, for example, can be controlled by a further part of the circuit and which can simply be integrated in the body 60.
the transistor 80 also only a part of the current flowing through the current injector and available as bias current can be withdrawn via the transistor 80.
the above mentioned island which comprises the layers of the current injector can form an emitter zone which is common to a number of transistors.
the transistor shown in that case is a multicollector transistor having two collectors 69 and 70.
the injecting layer 61 for example, is ribbon-shaped, several base zones which are not visible in the cross-sectional view being arranged beside each other along said ribbon-shaped surface zone.
One or more of said base zones can form, for example, a three-layer current injector with the injecting layer 61 and the intermediate layer formed by the island, which layers are common.
One or more other base zones, among which the zone 64, form part of a five-layer current injector in that the layer 63 extends between the common injecting layer 61 and the relevant base zones.
the layer 63 may be common to said base zones to be biased but may also consist of separate parts which are separated from each other so that the bias current can be controlled for each individual base zone.
the integrated circuit may comprise other islands which are insulated from each other and in which circuit elements are provided in a corresponding manner. Circuit elements may also be present in one or more islands and be provided with bias current in a usual manner and without the use of a current injector.
An important advantage of the gate circuit according to the invention described is that it can be operated with very low currents and voltages, so with low dissipation.
the low value of said logic signal voltages and/or signal currents means, however, that in the case of combination in a larger assembly together with different logic circuits, for example TTL or MOST circuits, an adaptation of the signal value must take place.
Such an adaptation can be obtained in a particularly simple manner with an invertor or a transistor connected as an emitter follower.
the transistor T 37 in FIG. 3 may be an extra invertor the collector of which is connected, for example, via a resistor, to a point of comparatively high positive potential.
the voltage variations at the output Q may then be considerably larger than those at the output proper of the flip-flop, the collector of the transistor T 34 .
the transistor T 37 constituted by the layers 21, 10 and 37 may also be used with the surface zone 37 as emitter and the layer 21 as collector. In that case, said transistor forms an emitter follower.
the emitter zone 37 may lead, for example, via a resistor, to a point of comparatively high negative potential.
Such an emitter follower to be used at the output of the circuit is shown in FIG. 7 as the transistor T 70 connected to the output terminal U.
the transistor T 71 is, for example, one of the transistors of a gate circuit or an added invertor dependent upon the desirable output signal.
the logic signal of low value is not directly supplied to the base of the output transistor T 70 but via the emitter-collector path of a complementary transistor T 72 , as a result of which a higher voltage is admissible and the danger of breakdown is smaller.
the output signal is derived from the collector 99 of transistor T 72 , in which case the transistor T 70 may be omitted.
FIG. 8 shows how the circuit shown in FIG. 7 can be incorporated in the integrated circuit according to the invention.
the common body has a low-ohmic n-type semiconductor substrate 90 with a high-ohmic n-type surface layer 91 in which a number of p-type surface zones are provided which extend up to the boundary between the substrate 90 and the surface layer 91.
the body comprises a current injector having a p-type injecting layer 92, an n-type intermediate layer formed by the substrate 90 and the surface layer 91 and two p-type zones to be biased, namely the emitter zone 93 of transistor T 72 and the base zone 94 of the transistor T 71 .
the current injector is denoted in FIG. 7 by the two current sources I 71 and I 72 .
the n-type body simultaneously forms the emitter of transistor T 71 , the base of transistor T 72 and the collector of transistor T 70 .
the transistor T 71 furthermore comprises a connection 95 on the base zone 94 and an n-type collector zone 96 which is connected to the emitter of transistor T 72 via a conductive track 98 present on the insulating layer 97.
the collector of transistor T 72 is constituted by the p-type zone 99 which is also the base zone of the transistor T 70 .
Transistor T 70 furthermore comprises an n-type emitter zone 100 connected to the output terminal U. Highly doped n-type zones 101 adjoin the p-type zones 94 and 99 so as to restrict the above mentioned loss of charge.
the injecting layer 92 and the intermediate layer 90, 91 of the current injector are connected to a source 102.
the current injector supplies on the one hand the base bias current for the transistor T 71 and on the other hand the main or supply current for the emitter-collector path of the transistor T 72 via the body, or that for the emitter-collector path of the transistor T 71 via the track 98.
transistor T 71 is conductive
the transistors T 72 and T 70 are non-conductive, the latter because no base current is available due to the fact that the transistor T 72 is non-conductive.
the voltage at the terminal U is then substantially equal to -V.
transistor T 71 is non-conductive, the current of current source I 72 flows via the transistor T 72 as a base current to transistor T 70 .
Transistor T 70 is conductive and the voltage at the terminal U is substantially zero or at least small as compared with the voltage -V.
FIG. 9 shows another example of an integrated circuit having complementary transistors.
the semiconductor body has a substrate 105 and an epitaxial layer 106.
a surface zone 107 of the opposite conductivity type is present which at the same time constitutes the base zone of a vertical transistor and the emitter of a lateral complementary transistor.
the vertical transistor has an emitter 105, 106, a base 107 and a collector 108, which latter is in this case constituted by a metal-containing layer, for example an aluminum layer, which is provided on the base zone and which forms a Schottky junction with said base zone.
the surface concentration of the doping in the base zone in this case is smaller than 10 17 to 10 18 atoms/ccm.
the Schottky junction 109 is the collector-base junction of the transistor.
the lateral transistor comprises an emitter zone 107, a base zone 105, 106 and a collector zone 110.
the zones 107 and 110 are zones to be biased which together with the intermediate layer formed by the body 105, 106 and the injecting layer 111 form a three-layer current injector. Both last mentioned layers are connected to a source 112 for supplying bias current.
a connection 113 shown diagrammatically, is present between the collectors 108 and 110, while the zone 107 is provided with a connection b.
FIG. 10 The electric equivalent circuit diagram of said integrated circuit is shown in FIG. 10 in which the vertical transistor 106, 107, 108 is denoted by T 90 and the lateral transistor 107, 107. 110 by T 91 .
the current injector is denoted by two current sources I 90 and I 91 .
the current supplied to the base of T 90 by the current injector will cause said transistor to become conductive.
the current supplied to the collector zone of the transistor T 91 via the body by the current injector will mainly flow from thence via the connection 113 through the collector-emitter path of transistor T 90 .
the voltage at the collector of transistor T 91 falls below the voltage at the electrode b of the transistor T 90 as a result of which current starts flowing across the lateral transistor T 91 which is withdrawn from the bias current supplied to the base zone 107 by the current injector.
linear circuits are also simple to realize.
the collector c of the first transistor is connected to the base b of the second, the collector of the second transistor to the base of the third transistor, while finally the collector of the third transistor is connected to the base of the first transistor via a circuit which permits direct current flow and which comprises a loudspeaker or telephone L and a microphone M.
the capacitor C serves to suppress alternating current negative feedback coupling.
the base zones of the transistors T 110 , T 111 and T 112 can be provided beside each other along a ribbon-shaped injecting layer in a manner similar to that described with reference to FIG. 1.
Another possibility is to use a current injector in a vertical construction instead of a lateral current injector.
the integrated circuit has a semiconductor layer 180, for example an n-type layer, which may form, for example, part of a substrate of the circuit.
An injecting contact in the form of the p-type layer 181 is present on one side of said layer.
a source 182 is connected with which the rectifying junction between the layer and the contact is biased in the forward direction.
the charge carriers, in this case holes, injected as a result in the layer 180 can reach the p-type layer 183 present on the other side of the layer 180 opposite to the injecting contact, provided the layer 180 is not too thick, for example not thicker than a diffusion length.
the layer 183 assumes a positive potential relative to the n-type layer 180.
an energy source is obtained on the oppositely located side of the layer 180 which can supply current and which can be connected to one or more circuit elements, for example the circuit element 184.
This connection can be obtained via a conductor 185 or also via an internal connection present in the semiconductor body.
the current of the current injector may flow through the circuit element, for example as a supply current.
a connection can be obtained again via a conductor or, for example, also in that the layer 180 itself forms part of the circuit element 184.
the circuit element is, for example, a transistor the emitter of which is formed by the layer 180.
the transistor furthermore has the diagrammatically shown base zone 186 and collector zone 187.
the layer 180 may also be an emitter zone which is common to a number of transistors in grounded emitter arrangement.
a second current injector 188, 180, 186 is obtained which can supply the required base bias current.
all the bias current for the transistor is supplied by means of the same external source 182 via current injectors, substantially no wiring being necessary for said current supply on the side of the layer where the circuit elements are present.
the layer 180 may be grounded, the bias current being supplied transversely through the grounded layer 180 to the circuit element.
a vertical current injector may be used upon integration of the circuit shown in FIG. 11.
the integrated circuit in that case may have the form as is shown in FIG. 13.
the transistors are arranged beside each other on one side 120 of a common body 121.
Semiconductor zones of said transistors are connected to a pattern of conductive tracks 122, 123 and 124.
This pattern has an input for electric signals, namely the track 122 along which the input signals originating from the microphone M are supplied to the base 125 of the first transistor.
the pattern furthermore has an output, namely the track 124 along which the amplified output signals of the third transistor are supplied into the loudspeaker L.
the tracks 123 connect a collector zone 126 to the base zone 125 of the subsequent transistor.
the transistors furthermore have a common emitter zone formed by an epitaxial layer 127 of one conductivity type which is provided on a substrate 128 of the opposite conductivity type.
the body 121 has a current injector of which the injecting layer which is formed by the substrate 128 adjoins the side 129 of the body situated opposite to the side 120 and of which a layer 125 separated from the injecting layer 128 and the source connection 132 of the source 133 connected thereto by two rectifying junctions 130 and 131 extends opposite to the injecting layer 128 on the side 120, said oppositely located layer 125 collecting charge carriers from an adjacent layer 127 of the current injector via a junction 131 bounding said layer and thus receiving current which serves as a bias current for the base of the transistor and possibly for the collector of the preceding transistor connected thereto.
the epitaxial layer 127 which at the same time forms the the common emitter zone of the transistors and the intermediate layer of the current injector comprises a source connection 134 for the other polarity of the source 133.
the intermediate layer 127 of the current injector is constructed as a reference potential plane for the amplifier circuit.
This plane to which may be applied a reference potential, for example earth, separates all the zones 125 of the transistors present on the side 120 and to be provided with bias current by means of the current injector from the injecting layer 128 present on the oppositely located side 129. In this manner an electric screening is obtained in which the required bias current is supplied, transversely through the usually grounded layer 127, directly to the relevant zone to be biased.
the intermediate layer 127 has more highly doped sub-zones of the same conductivity type constituted by a buried layer 135 and an upright wall 136 which extends from the surface 120 down to the buried layer 135.
This upright wall 136 may also fully or partly be constituted by a sunken insulating layer.
sub-zones and notably the parts 136 serve to suppress parasitic transistor action between the juxtaposed base zones 125.
said parts 136 may in this case be used to bound the separate base zones 125 which are each constituted by parts of an epitaxial layer 137 of the opposite conductivity type separated from each other by parts 136 which are provided on the epitaxial layer 127 of the one conductivity type.
the parts 136 together with the buried layers 135 constitute an enclosure of the zones 125 to be biased so as to confine as much as possible the minority charge carriers injected from said zones 125 into the intermediate layer 127 in the high-ohmic regions of the intermediate layer 127 and thus to obtain the desirable increase of the effective diffusion length of said charge carriers.
the sub-zones 135, 136 separate the transistors from each other and from the substrate 128.
small apertures are preferably present in said separating sub-zones, in the example at the area of the parts 130 a and 130 b of the junction 130.
These parts 130 a and 130 b of the junction 130 then have a lower diffusion voltage than the remaining part of the junction 130 so that the injection of charge carriers from the injecting layer 128 into the intermediate layer 127 takes place mainly via said parts 130 a and 130 b , the injection in the reverse direction from the intermediate layer 127 into the injecting layer 128 being comparatively small due to the comparatively low doping of the intermediate layer at that area.
the ratio between the bias currents supplied to the various base zones 125 can be influenced with the size of the area of the parts 130 a and 130 b of the junction 130.
the surface area of the part 130 a is larger than that of the parts 130 b , as a result of which the current source I 110 in FIG. 11 which ensures the supply current for the output transistor T 112 supplies more current than the sources I 111 and I 112 .
a simple method for (if desirable automatic) gain control can be obtained by using, for example, two collectors as in the transistor shown in FIG. 6. If one of these collectors is connected to ground via a controllable resistor (for example the internal resistor of a transistor) the signal current to the other collector will become dependent on said resistor so that it can easily be controlled, if desirable automatically.
a controllable resistor for example the internal resistor of a transistor
the injecting layer has the form of a grid-shaped surface zone 140 which adjoins the side 141 of the body 142.
the zones 144 to be biased are present which constitute the base zones of three-layer transistors 143, 144, 145.
the region 143 which constitutes the intermediate layer of the current injector has a low-ohmic substrate and a high-ohmic surface layer which is subdivided into parts 143 a and 143 c . This subdivision is obtained with the grid-shaped injecting layer 140 which extends from the surface 141 up to or in the substrate 143 b .
transistors or also other circuit elements may be provided in the high-ohmic parts 143 a and 143 c .
said parts may be different in size and several circuit elements can be provided beside each other in one or more parts.
a grid-shaped surface zone 140 as an injecting layer of the current injector is that the series resistance in such a zone may be low. For the same reason a large depth of penetration and/or a higher doping concentration may be used for the injecting layer than for the base zones 144.
the maximum admissible doping concentration of the base zones 144 is restricted as a matter of fact, inter alia since in said zones, zones 145 of the opposite conductivity type have usually to be provided.
a direct current source 146 may be connected between the injecting layer 140 and the intermediate layer 143 of the current injector. Both for this and the other examples it holds that such a source can be shunted, if desirable, with a capacity 147 to short-circuit the connections 148 and 149 for alternating voltage.
a further embodiment of the integrated circuit comprises one or more three-layer transistors 150, 151, 152 a ,b as shown in FIGS. 16 and 17.
an n-type zone 153 extends in the base zone 151 which is, for example, p-type, said n-type zone 153 in turn surrounding a further p-type surface zone 154.
Said zones 153 and 154 constitute the intermediate layer and the injecting layer, respectively, of the current injector.
Shown in broken lines in FIG. 16 are furthermore apertures in the insulating layer 158 present on the semiconductor surface via which the zones 150, 151, 153 and 154 are connected to conductive tracks for electric connection.
the injecting layer 154 and the intermediate layer 153 of the current injector are provided with the connections 155 and 156, respectively, shown diagrammtically in FIG. 17, for connection of a source 157.
the present embodiment is particularly suitable if only one or a few of the circuit elements of a circuit need be provided with bias current by means of a current injector.
the intermediate layer 153 may also be connected directly to the region 152 a ,b of the transistor, for example in that the intermediate layer 153 at the semiconductor surface extends to or in the low-ohmic zone 152 a . As a result of this, space is saved while in addition the connection 156 may be provided, if desirable, on the lower side on the substrate 152 b .
the circuit elements are provided on a surface 167 of a common body which is constituted by a low-ohmic n-type substrate 160 on which a lower-doped n-type epitaxial layer 161 is provided (FIG. 18).
a number of circuit elements which are isolated from each other are provided in a manner known in semiconductor technology by means of p-type regions 162; for simplicity only one of the elements is shown in the drawing, namely the n-p-n transistor 163, 164, 165.
the n-type body 160, 161 which constitutes a ground plane for the integrated circuit, also is the injecting layer of a current injector which furthermore comprises the p-type intermediate layer 166 and the n-type third layer 168 adjoining the surface 167.
the injecting layer 160, 161 and the intermediate layer 166 are provided with connections 169 and 170, respectively, for connection of the source 171. Furthermore, the injecting layer 160, 161 adjoins the side 172 of the body located opposite to the side 167, and the third layer 168 of the current injector which is separated from the injecting layer by two p-n junctions 173 and 174 is situated on the side 167 and opposite to the substrate 160.
the oppositely located third layer 168 of the current injector collects, via the junction 173, charge carriers from the adjacent intermediate layer 166 of the current injector and thus receives current which serves as a bias current for the emitter 163 of the transistor 163, 164, 165 which is connected, via a conductive track 175, to the oppositely located layer 168 of the current injector. It will be obvious that via the conductive track 175 several zones to be biased of circuit elements can also be connected simply to the same oppositely located layer 168 of the current injector.
connection 176 electric signals can be supplied to or taken from the base 164 of the transistor, while the collector 165 may be connected to a point of positive voltage +V via a connection 177, for example, via an impedance 178.
FIG. 19 shows the circuit diagram of a trigger circuit of a group of trigger circuits constructed in a corresponding manner which, according to a matrix pattern, together constitute a memory circuit according to the invention.
the trigger circuit comprises the transistors T 101 . . . T 107 whose emitters are all connected to ground potential.
the trigger circuit proper is constituted by the transisitors T 101 and T 102 whose collectors are connected crosswise to the base of the other transistor.
the base of transistor T 101 is connected to the collector of transistor T 103 whose base in turn is connected to the collector of transistor T 105 .
the base of transistor T 102 is connected to the collector of transistor T 104 whose base is connected to the collector of transistor T 106 .
the base electrodes of the transistors T 105 and T 106 are connected to the write conductors R and S which are common to a column of trigger circuits.
the transistor T 101 comprises an extra collector which is connected to the base of the transistor T 107 whose collector is connected to the read conductor O which is common to a column of trigger circuits.
the base electrodes of the transistors T 101 , T 102 , T 105 and T 106 are connected, via current sources I 101 , I 102 , I 105 and I 106 with the polarity indicated, to the supply line V which is common to each row of trigger circuits and the base electrodes of the transistor T 103 , T 104 and T 107 are connected, via similar current sources I 103 , I 104 and I 107 , to the selection line SE which is common to a row of trigger circuits.
the current sources are of such a type that they supply current only if the relevant supply or selection line conveys a positive voltage.
the supply line V always has a positive voltage so that the current sources I 101 , I 102 , I 105 and I 106 are always operative.
the selection line SE is at ground potential or lower so that the current sources I 103 , I 104 and I 107 are not operative. The result of this is that in the rest condition the transistors T 103 , T 104 , T 105 , T 106 and T 107 will convey no current and consequently the dissipation will be low.
transistor T 101 and T 102 In the rest condition of the trigger circuits, one of the transistors T 101 and T 102 will be conductive. Let it be assumed that transistor T 101 Is conductive; the voltage at the base of transistor T 101 will be equal to +V j , where V j is the "junction" voltage between the base and emitter of a saturated transistor. The voltage at the base of transistor T 102 is equal to V k , V k representing the voltage between the collector and the base of an overdriven transistor. In the case of silicon transistors a usual value for V j is 0.7 V and V k usually is between 0 and 0.4 V.
a positive pulse is supplied to the selection line so that the current sources I 103 , I 104 and I 107 become operative. If writing is desirable, one of the write conductors R and S is brought to ground potential. Let it be assumed, for example, that the write conductor R is brought to ground potential.
the current which is supplied by the current source I 105 flows to ground so that transistor T 105 is cut off.
the current which is supplied by the current source I 103 serves as a base current for transistor T 103 so that said transistor is conductive. So this transistor draws current from the current source I 101 so that the transistor T 101 is cut off.
transistor T 102 is conductive.
the collector current for said transistor T 102 is supplied by the current source I 101 . So this current source I 101 supplies both the collector current for transistor T 102 and for transistor T 103 .
the transistor T 102 remains conductive and transistor T 101 remains cut off so that the information is stored in the trigger circuit.
a writing pulse on one of the write conductors R or S has no influence on non-selected trigger circuits. If no selection pulse is present on the selection line SE, the current sources I 103 and I 104 actually are not operative so that the transistors T 103 and T 104 remain cut off and hence no information can be transmitted from the write conductors to the transistors T 101 and T 102 .
the write conductors R and S are floating so that in the presence of the selection pulse the transistors T 105 and T 106 are conductive. As a result of this the transistors T 103 and T 104 are cut off so that the information in the trigger circuit is not lost.
transistor T 107 will be conductive or non-conductive. Let it be assumed again that transistor T 101 is cut off and transistor T 102 is conductive, then the current which is supplied by the current source I 107 which actually is operative as a result of the selection pulse, will serve as a base current for the transistor T 107 so that said transistor is conductive.
the state of said transistor T 107 is read via the read conductor O. Although only one read conductor is shown it will be obvious that a second read conductor may be present as such and be connected in a manner identical to the first-mentioned conductor to an extra collector electrode of transistor T 102 .
FIG. 20 shows a part of the integrated memory circuit in which for clarity only one of the trigger circuits is shown while of the remaining identical trigger circuits of the matrix only two of the adjacent matrix elements are shown diagrammatically.
a number of p-type base zones of the transistors T 101 to T 107 of the trigger circuits are provided in a surface layer of an n-type semiconductor body.
Each of the said base zones surrounds in the body one, or in the case of the transistor T 101 , two n-type collector zones, while the body constitutes an emitter zone which is common to all transistors.
the transistors are connected, by means of a pattern of conductive tracks 192, to trigger circuits according to the diagram shown in FIG. 19 in which each of the trigger circuits of the matrix is connected to conductive tracks R, S and O.
the current sources I 101 to I 107 shown in FIG. 19 are realized in the integrated circuit with current injectors.
a ribbon-shaped p-type surface zone V which serves as a supply line and on either side of which the base zones 190 of the transistors T 102 , T 103 T 105 and T 106 are arranged, adjoins the semiconductor surface.
the surface zone V constitutes the injecting layer of a current injector in which the semiconductor body serves as an intermediate layer and the last-mentioned base zones are zones to be biased to which bias current is supplied in the above-described manner.
the p-type surface zone SE which serves as a selection line also constitutes a current injector, together with the semiconductor body and the base zones 190 of the transistors T 103 , T 104 and T 107 .
the semiconductor body furthermore comprises two parallel n-type surface zones which extend parallel to the two injecting layers V and SE and which have a higher doping concentration than the adjoining part of the n-type semiconductor body.
the other n-type zone 194 extends between the base zones of the transistors T 103 , T 104 and T 107 on the one hand and the base zones of the transistors T 102 and T 106 on the other hand and prevents parasitic transistor action between the base zones situated on oppositely located sides of the zone 194.
further n-zones may be provided between the trigger circuits of adjacent columns, which zones extend parallel to the tracks R and S between the injecting layers V and SE.
all the base zones may also be surrounded separately for the greater part by n + surface zones, or sunken insulating layers may be used instead of more highly doped n-zones.
the presence of the transistors T 105 and T 106 is necessary so as to be able to select the separate memory elements for writing. Because in this circuit the emitters of all the transistors are connected together, the selection of a memory element can be obtained only via base connections. As a result of this, separate transistors are necessary for the selection of rows and columns.
FIG. 21 shows a second memory circuit which may be used in a matrix formed by a number of identical memory circuits arranged in rows and columns.
This memory circuit comprises two transistors T 201 and T 202 of the n-p-n-type whose emitters are connected to a point of fixed potential, for example earth potential.
the base of each of the said transistors is connected to the collector of the other transistor.
the supply current for the memory circuit is supplied via the current sources I 201 and I 202 connected to the base electrodes of the transistors T 201 and T 202 .
the writing and reading of information takes place by means of the transistors T 203 and T 204 of the p-n-p-type. Via the main current path of the said transistors T 203 and T 204 , respectively, a connection is produced between the base of transistors T 201 and T 202 , respectively, amd the read and write conductors S and R, respectively, which are common to a column of memory circuits.
the said transistors T 203 and T 204 preferably have a symmetric construction because they are operated in both directions in order to fulfil both a reading and a writing function.
Selection of the desirable memory circuit takes place by selection of the relevant row by means of a selection line which is common to a row of memory elements and which is connected to the base electrodes of the transistors T 203 and T 204 and by selection of the relevant column by means of the read and write conductors S and R. It will be obvious that both in the selected and in the non-selected condition a suitable value should be chosen for the voltage level of the selection line and the read and write lines. For example, the selection line in the non-selected condition will have to convey such a voltage that the transistors T 203 and T 204 are cut off independently of the presence or absence of a write pulse on one of the conductors S or R.
the voltage at the selection line will have to have a value which lies between the voltage values at the base electrodes of the transistors T 201 and T 202 occurring in the two stable conditions of the memory circuit.
the read and write conductors S and R can, for example, be made floating as a result of which no information can be lost independently of the selected or non-selected condition of the row belonging to the relevant memory element.
the write pulse will have to be sufficiently positive relative to the voltage level of the selected selection line to bring the associated transistor T 203 or T 204 in the conductive condition, while for reading information the voltage level of the read conductor will preferably be smaller than the voltage level of the selected selection line.
the circuit arrangement shown in FIG. 21 is particularly suitable for integration in a semiconductor body.
the p-n-p-transistors T 203 and T 204 may be constructed as lateral transistors in which in connection with the use in two directions it is of importance that in particular of lateral transistors the electric properties in both directions can be substantially equal.
the two current sources I 201 and I 202 can simply be realized with a current injector as a result of which also for the integrated construction a comparatively small semiconductor surface area is necessary.
FIGS. 22 and 23 show a part of such an integrated construction of a memory matrix having a current injector according to the invention.
the part of said integrated circuit present within the broken line 223 in FIG. 22 comprises a matrix element according to the diagram of FIG. 21.
the semicondutor body 200 has a semiconductor substrate 201 which in this case is of p-type conductivity.
This p-type substrate 201 comprises an n-type epitaxial layer 202 which is subdivided into islands in a usual manner by means of p-type separation zones 203.
All the n-p-n transistors T 201 and T 202 of a row of matrix elements are provided in an elongate island 204 which may be connected at the edge of the semiconductor body, for example, to ground by means of a connection 205 which is shown diagrammatically.
the island 204 constitutes a common emitter zone for the said n-p-n-transistors.
a number of injecting layers is present in said island 204 and only one of them is shown in the Figures, said layers being constituted by p-type surface zones 206.
four n-p-n transistors are present having a p-type base zone 207 and an n-type collector zone 208.
the base zones 207 are surrounded at the surface 209 on three sides by a low-ohmic n-type surface zone 210 which extends from the surface 209 in the epitaxial layer and adjoins an n-type buried layer 211 which is present at the boundary of the substrate 201 and the epitaxial layer 202.
the zone 210, 211 belonging to the intermediate layer 204 constitutes a low-ohmic assembly having a number of cavities in which current injectors constituted by an injecting layer 206, a high-ohmic part 212 of the intermediate layer 204 and base zones 207 to be biased are present.
the zone 210, 211 and notably the buried layer 211 serves to reduce the series resistance in the island 204 as a result of which said island during operation is substantially an equipotential plane.
a likewise elongate island 221 in which the lateral p-n-p-transistors T 203 and T 204 of the matrix elements are present extends on either side of the elongate islands 204.
the islands 221 also have a low-ohmic n-type zone constituted by a surface zone 213 and a buried layer 214 to reduce the series resistance.
these islands 221 constitute a common base zone for the p-n-p-transistors of a row of matrix elements and serve as selection lines SEL.
the p-n-p-transistors each have a p-type zone 215 which, upon reading information, serves as an emitter zone and, upon writing information, serves as a collector zone and a p-zone 216 which serves as a collector zone and an emitter zone, respectively.
These p-n-p transistors are each surrounded by a cup-shaped part of the low-ohmic zone 213, 214 as a result of which substantially no parasitic transistor action can occur between the zones of adjacent p-n-p transistors.
the injecting layers 206 are furthermore connected to a conductive track 219 which is provided with a connection 220, while the zones 216 of the transistor T 203 of a column of matrix elements are connected to a conductive track S and the zones 216 of the transistors T 204 of a column of matrix elements are connected to a conductive track R.
a source 222 may be connected between the connections 205 and 220 to bias the p-n junctions between the injecting layers 206 and the islands, at the same time intermediate layers 204, in the forward direction.
This source 222 may, for example, be controllable so as to be able to provide the n-p-n transistors of the matrix elements with more bias current during the reading of information than in the rest condition and during writing.
Such a control of the bias current can also be incorporated per conductive track 209 so that the bias currents can be controlled individually for each two adjacent columns of matrix elements.
the integrated construction described with reference to FIGS. 22 and 23 is particularly compact.
a further reduction of the required semiconductor surface area can still be obtained by replacing the n + zones 210 and 213 by sunken insulating layers which extend from the surface 209 down to the boundary between the epitaxial layer 202 and the substrate 201.
the p-type separation zone 203 and the parts of the n-type zones 210 and 213 present on either side beside it may be replaced by a single sunken insulating layer as a result of which the distance between the n-p-n transistors and the p-n-p-transistors in a column and between the p-n-p-transistors of adjacent columns may become smaller.
those currents are supplied in particular by means of the current injector which have to be present in order that any information containing analogue or digital signal currents or voltages can be handled and, if applicable, written information can be stored.
These currents which might be called prepatory currents, comprise, in components such as logical configurations, trigger circuits and memory elements, all those currents which in the static or in the dynamic condition of the component must be present to cause the component to be ready, that is to say when information is presented at the input, if necessary in combination with a selection signal, to be able to pick up said information, to be able to store written information and/or to be able to inform said information to the output, if desirable after selection.
All the embodiments described can be entirely manufactured by means of methods conventionally used in semiconductor technology, for example epitaxial methods, the provision of buried layers, the local doping with diffusion and/or ion implantation, the provision of patterned insulating, masking and conducting layers, and so on. Furthermore, the integrated circuits described can be assembled in the usual manner in conventional envelopes. For further illustration, the manufacture of the first embodiment, the flip-flop shown in FIGS. 1 to 5, will now be described briefly hereinafter.
Starting material is a silicon substrate 21 a (FIG. 2), for example of n-type conductivity and a resistivity between 0.005 and 0.015 ohm cm.
n-type epitaxial silicon layer 21 b having a resistivity of, for example, between 0.2 and 0.6 ohm cm and a thickness of, for example, approximately 5 ⁇ m.
the current amplification factor ⁇ of the inverted transistor structure used also depends upon the resistivity of the epitaxial layer.
the factor ⁇ is approximately 20 with a resistivity of approximately 0.1 ohm cm
the factor ⁇ is approximately 10 with the same p and n-type diffusions and a resistivity of approximately 0.6 ohm cm, in which it may be noted that with a view to a reliable operation of the circuit in practice a value of 3 or higher is desirable for the factor ⁇ .
a diffusion treatment is then carried out while using a masking layer of, for example, silicon dioxide and with phosphorus as an impurity to obtain the low-ohmic n-type parts 21 c .
the surface concentration in said parts is, for example, 10 21 atoms/ccm.
the apertures through which said phosphorus doping is provided in the semiconductor body have a number of parallel extensions in such manner that between two adjacent extensions always sufficient area is present to be able to provide therein a base zone of the desirable size in a subsequent operation. Furthermore, two of those apertures are used in which the extensions of said apertures face each other and are in alignment with each other.
the distance between the ends of oppositely located extensions is chosen to be equal to or slightly smaller than the distance which is ultimately desirable between the oppositely located base zones, for example, the zones 5 and 10.
the base zones 1 to 10 and the injecting layer 20 may then be provided simultaneously in the conventional manner by diffusion via apertures of the desirable size in a masking layer.
the masking pattern consists of two parallel strips which extend in a direction transverse to the n + extensions obtained in the meantime and which are present for the greater part in the intermediate space between the oppositely located extensions and each slightly overlap on one side the ends of said extensions or at least touch them.
the width of said strips corresponds to the desirable distance between each of the base zones and the injecting layer.
the injecting layer results while furthermore the base zones 1 to 10 separated from each other are obtained because the surface concentration of said diffusion treatment is insufficient to change the conductivity type of the already present n + parts 21 c .
the base zones automatically adjoin the n + subzones 21 c directly, they being each enclosed on three sides by a U-shaped n + -type region.
the collector zones 22 to 37 are provided in the usual manner, for example, by local diffusion of phosphorus to a depth of approximately 1.5 ⁇ m and having a resistance per square of approximately 5 ohm, contact holes being then etched in the insulating layer and the pattern of conductive tracks 14 being provided, for example, by vapor-depositing and then etching a layer of aluminum.
the width of the injecting layer 20 is, for example, approximately 20 ⁇ m.
the distance from the injecting layer 20 to each of the base zones is approximately 8 ⁇ m.
the dimensions of base zone 5 are, for example, approximately 50 ⁇ m ⁇ 80 ⁇ m, while those of the collector zone 33 are 20 ⁇ m ⁇ 20 ⁇ m.
the width of the n + extensions between adjacent base zones may be, for example, 10 ⁇ m.
a sunken insulating layer is used entirely or partly instead of the ohmic subzones 21 c , said layer can be obtained, for example, by local oxidation while using a masking layer which may consist, for example, of silicon nitride.
buried layers When buried layers are used, as denoted, for example, in FIGS. 6 and 13, these may be, for example, doped with arsenic with a surface concentration of approximately 10 19 atoms/ccm and a resistance per square of approximately 20 ohm.
the buried layers 135 in FIG. 13 may also be more highly doped than the base zones 125 to be biased which may be particularly advantageous if said buried layers form part of the emitter zone of the relevant transistor.
the invention is not restricted to the embodiments described but that many variations are possible to those skilled in the art without departing from the scope of this invention.
other semiconductor materials such as germanium and A III B V compounds or combinations of semiconductor materials in which, for example, the substrate consists of a semiconductor material other than the surface layer in which the circuit elements are present may be used.
the starting material may also be a low-ohmic substrate which is then provided by outdiffusion of impurities with a lower doped surface layer.
the integrated circuit may also be provided, for example, with one or more optic signal inputs and/or signal outputs.
an incoming optic signal can be converted into an electric signal by means of a photodiode or phototransistor incorporated in the circuit, which electric signal may then serve as an input signal for a further part of the circuit.
an injecting layer may also be used, for example, a layer which is separated from the intermediate layer of the current injector by a thin layer of insulating material.
a thin layer of insulating material By using tunnel injection charge carriers can reach the intermediate layer of the current injector as minority charge carriers from the conductive layer through the thin insulating layer.
the current injector may consist, for example, of four or at least of an even number of layers, although a current injector having an odd number of layers is preferably used. Also in the case of current injectors having four or more layers, apart from the zone to be biased preferably at most one further zone of the relevant circuit element coincides with a layer of the current injector.
the third and the fifth layers may be used independently of each other for controlling the bias current to be supplied to the zone to be biased.
the third and fifth layers of the current injector may then be considered, for example, as the two inputs of an AND gate of which the zone to be biased forms an output.
Zones of circuit elements other than the bipolar transistors shown can also be provided with bias current by means of the current injector in a corresponding manner.
gate electrodes of field effect transistors, in particular of field effect transistors having a low threshold voltage can be controlled by means of the current injector.
the ratio between the bias currents supplied to various zones to be biased is proportional to the ratio between the lengths of the parts facing the injecting layer 20 of the p-n junctions between the relevant base zones to be biased and the intermediate layer 21.
the available bias current is equally large for each base zone.
Other ratios can simply be realized by means of differences in length in the structure. In this way, for instance, the first transistor on the chip of an integrated circuit and/or the last one may be given a relatively large bias current to increase the noise margin at the input(s) and/or the output(s) of the chip. Another measure to increase the noise margin where necessary is to use a higher value of the current gain ⁇ .
Such higher circuit gain may be obtained by giving the transistor(s) in question a relative large area collector region.
Such relatively large collector region may have dimensions of, for example, 40 ⁇ m ⁇ 20 ⁇ m instead of 20 ⁇ m ⁇ 20 ⁇ m as used in the embodiment of FIG. 1.
This enlarged collector region may be nested in a relatively broad base region of 70 ⁇ m instead of the 50 ⁇ m mentioned with reference to FIG. 1.
one or more layers of the current injector can be induced in the semiconductor body, for example, with surface states and/or charges in the insulating layer and/or by means of an electrode layer present on the insulating layer.
the third layer may be formed by an induced inversion layer.
One or more layers of the current injector may also consist of a combination of a part obtained by doping and an induced part cohering therewith.
the distance between an injecting junction in the current injector obtained by doping and a collecting junction in the current injector obtained by doping is comparatively large so that in said part of the current injector no or a small current transfer takes place, said distance can be reduced by extending one or both layers at the surface on a side facing the other layer by an inversion layer.
the bias current to be supplied to the zone to be biased may also be controlled by the voltage on the electrode layer.
Said new structure is preferably characterized by the presence of a semiconductor region of one conductivity type which adjoins a surface and in which an elongate strip-shaped surface zone of the opposite conductivity type extends which forms part, for example, of a system of channels or of a grid and which forms a p-n junction with the adjoining region, several juxtaposed surface zones of the opposite conductivity type which are separated from each other and from the strip-shaped zone adjoining the surface on at least one of the long sides of said strip-shaped zone, said surface zones constituting zones to be biased of circuit elements of the circuit and in particular base zones to be biased of bipolar transistors, the region and the strip-shaped surface zone being each provided with a connection to bias the said p-n junction in the forward direction to inject minority charge carriers into the region, the zones to be biased receiving bias current by collection of minority charge carriers from the region via the p-n junctions which said region forms with

Landscapes

Engineering & Computer Science (AREA)
Power Engineering (AREA)
Computer Hardware Design (AREA)
Microelectronics & Electronic Packaging (AREA)
Physics & Mathematics (AREA)
Condensed Matter Physics & Semiconductors (AREA)
General Physics & Mathematics (AREA)
Computing Systems (AREA)
Mathematical Physics (AREA)
General Engineering & Computer Science (AREA)
Ceramic Engineering (AREA)
Bipolar Integrated Circuits (AREA)
Bipolar Transistors (AREA)
Logic Circuits (AREA)
Static Random-Access Memory (AREA)
Amplifiers (AREA)
Electrodes Of Semiconductors (AREA)

US05/653,131 1971-05-22 1976-01-28 Integrated injection logic memory circuit Expired - Lifetime US4056810A (en)

Applications Claiming Priority (2)

Application Number	Priority Date	Filing Date	Title
NL7107040		1971-05-22
NL7107040A NL7107040A (xx)	1971-05-22	1971-05-22

Related Parent Applications (1)

Application Number	Title	Priority Date	Filing Date
US05505663 Division		1974-09-13

Related Child Applications (1)

Application Number	Title	Priority Date	Filing Date
US05505663 Continuation		1974-09-13

Publications (1)

Publication Number	Publication Date
US4056810A true US4056810A (en)	1977-11-01

Family

ID=19813233

Family Applications (4)

Application Number	Title	Priority Date	Filing Date
US05/653,131 Expired - Lifetime US4056810A (en)	1971-05-22	1976-01-28	Integrated injection logic memory circuit
US05/653,472 Expired - Lifetime US4078208A (en)	1971-05-22	1976-01-29	Linear amplifier circuit with integrated current injector
US05/876,219 Expired - Lifetime US4286177A (en)	1971-05-22	1978-02-09	Integrated injection logic circuits
US06/212,582 Expired - Lifetime US4714842A (en)	1971-05-22	1980-12-03	Integrated injection logic circuits

Family Applications After (3)

Application Number	Title	Priority Date	Filing Date
US05/653,472 Expired - Lifetime US4078208A (en)	1971-05-22	1976-01-29	Linear amplifier circuit with integrated current injector
US05/876,219 Expired - Lifetime US4286177A (en)	1971-05-22	1978-02-09	Integrated injection logic circuits
US06/212,582 Expired - Lifetime US4714842A (en)	1971-05-22	1980-12-03	Integrated injection logic circuits

Country Status (22)

Country	Link
US (4)	US4056810A (xx)
JP (14)	JPS5215359B1 (xx)
AR (1)	AR193989A1 (xx)
AT (1)	AT361042B (xx)
AU (1)	AU474945B2 (xx)
BE (1)	BE783738A (xx)
BR (1)	BR7203222D0 (xx)
CA (1)	CA970473A (xx)
CH (1)	CH551694A (xx)
DE (5)	DE2266040C2 (xx)
DK (1)	DK138198B (xx)
ES (1)	ES403026A1 (xx)
FR (1)	FR2138905B1 (xx)
GB (1)	GB1398862A (xx)
HK (7)	HK38778A (xx)
IE (1)	IE37694B1 (xx)
IT (1)	IT958927B (xx)
NL (5)	NL7107040A (xx)
NO (1)	NO135614C (xx)
SE (3)	SE382137B (xx)
YU (1)	YU35934B (xx)
ZA (1)	ZA723230B (xx)

Cited By (33)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US4119998A (en) *	1974-12-27	1978-10-10	Tokyo Shibaura Electric Co., Ltd.	Integrated injection logic with both grid and internal double-diffused injectors
US4137465A (en) *	1976-06-09	1979-01-30	U.S. Philips Corporation	Multi-stage integrated injection logic circuit
US4140559A (en) *	1976-12-22	1979-02-20	Harris Corporation	Method of fabricating an improved substrate fed logic utilizing graded epitaxial deposition
US4144586A (en) *	1976-01-15	1979-03-13	International Telephone & Telegraph Corp.	Substrate-fed injection-coupled memory
US4150392A (en) *	1976-07-31	1979-04-17	Nippon Gakki Seizo Kabushiki Kaisha	Semiconductor integrated flip-flop circuit device including merged bipolar and field effect transistors
US4153909A (en) *	1973-12-10	1979-05-08	National Semiconductor Corporation	Gated collector lateral transistor structure and circuits using same
US4158146A (en) *	1976-12-31	1979-06-12	U.S. Philips Corporation	Device for coupling transistors operated in I2 L to a transistor operated at a higher bias-current
US4158783A (en) *	1976-11-16	1979-06-19	International Business Machines Corporation	Current hogging injection logic with self-aligned output transistors
US4160988A (en) *	1974-03-26	1979-07-10	Signetics Corporation	Integrated injection logic (I-squared L) with double-diffused type injector
US4183037A (en) *	1977-01-17	1980-01-08	U.S. Philips Corporation	Semiconductor device
US4209715A (en) *	1976-12-14	1980-06-24	Tokyo Shibaura Electric Co., Ltd.	Logic circuit
US4242596A (en) *	1977-07-14	1980-12-30	U.S. Philips Corporation	Integrated injection logic circuits
US4255671A (en) *	1976-07-31	1981-03-10	Nippon Gakki Seizo Kabushiki Kaisha	IIL Type semiconductor integrated circuit
US4259730A (en) *	1978-04-19	1981-03-31	International Business Machines Corporation	IIL With partially spaced collars
US4260430A (en) *	1974-09-06	1981-04-07	Hitachi, Ltd.	Method of manufacturing a semiconductor device
US4274891A (en) *	1979-06-29	1981-06-23	International Business Machines Corporation	Method of fabricating buried injector memory cell formed from vertical complementary bipolar transistor circuits utilizing mono-poly deposition
US4277794A (en) *	1976-12-03	1981-07-07	Thomson-Csf	Structure for logic circuits
US4277701A (en) *	1977-09-28	1981-07-07	International Business Machines Corporation	Semiconductor integrated injection logic structure controlled by the injector
US4301382A (en) *	1979-04-27	1981-11-17	Tokyo Shibaura Denki Kabushiki Kaisha	I2L With PNPN injector
US4328509A (en) *	1973-09-01	1982-05-04	Robert Bosch Gmbh	Current hogging logic circuit with npn vertical reversal transistor and diode/pnp vertical transistor output
US4348600A (en) *	1978-02-14	1982-09-07	Motorola, Inc.	Controlled current source for I2 L to analog interfaces
US4400689A (en) *	1977-04-07	1983-08-23	Analog Devices, Incorporated	A-to-D Converter of the successive-approximation type
US4459606A (en) *	1974-12-27	1984-07-10	Tokyo Shibaura Electric Co., Ltd.	Integrated injection logic semiconductor devices
US4458406A (en) *	1979-12-28	1984-07-10	Ibm Corporation	Making LSI devices with double level polysilicon structures
US4599635A (en) *	1975-08-28	1986-07-08	Hitachi, Ltd.	Semiconductor integrated circuit device and method of producing same
US4654684A (en) *	1981-04-13	1987-03-31	International Business Machines Corp.	Magnetically sensitive transistors utilizing Lorentz field potential modultion of carrier injection
US4688030A (en) *	1983-08-26	1987-08-18	Ise Electronics Corporation	Fluorescent display device
US4716314A (en) *	1974-10-09	1987-12-29	U.S. Philips Corporation	Integrated circuit
US4748488A (en) *	1983-09-29	1988-05-31	Fujitsu Limited	Master-slice-type semiconductor integrated circuit device
US4813017A (en) *	1985-10-28	1989-03-14	International Business Machines Corportion	Semiconductor memory device and array
US5016075A (en) *	1988-10-14	1991-05-14	Nec Corporation	Semiconductor memory device
US5574303A (en) *	1992-01-06	1996-11-12	Mitsubishi Denki Kabushiki Kaisha	Semiconductor voltage sensing device
US10249607B1 (en)	2017-12-15	2019-04-02	Texas Instruments Incorporated	Internally stacked NPN with segmented collector

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
NL160687C (nl) *	1972-06-10	1979-11-15	Philips Nv	Toongenerator voor het opwekken van gekozen frequenties.
FR2244262B1 (xx) *	1973-09-13	1978-09-29	Radiotechnique Compelec
DE2442773C3 (de) *	1974-09-06	1978-12-14	Deutsche Itt Industries Gmbh, 7800 Freiburg	Integrierte Master-Slave-Flipflopschaltung
DE2442716C3 (de) *	1974-09-06	1984-06-20	Deutsche Itt Industries Gmbh, 7800 Freiburg	Monolithisch integriertes NOR-Gatter
DE2560485C2 (de) *	1974-10-09	1987-02-26	N.V. Philips' Gloeilampenfabrieken, Eindhoven	Integrierte Schaltung mit einem mehreren I↑2↑L-Torschaltungen gemeinsamen Halbleiterkörper
NL7513827A (nl) *	1974-11-26	1976-05-31	Sony Corp	Halfgeleiderinrichting, meer in het bijzonder volgens het principe van "integrated injection logic" werkende halfgeleiderinrichting.
DE2460150C2 (de) *	1974-12-19	1984-07-12	Ibm Deutschland Gmbh, 7000 Stuttgart	Monolitisch integrierbare Speicheranordnung
US4054900A (en) *	1974-12-27	1977-10-18	Tokyo Shibaura Electric Co., Ltd.	I.I.L. with region connecting base of double diffused injector to substrate/emitter of switching transistor
JPS5615587B2 (xx) *	1974-12-27	1981-04-10
US4107719A (en) *	1975-02-19	1978-08-15	Siemens Aktiengesellschaft	Inverse planar transistor
DE2509530C2 (de) *	1975-03-05	1985-05-23	Ibm Deutschland Gmbh, 7000 Stuttgart	Halbleiteranordnung für die Grundbausteine eines hochintegrierbaren logischen Halbleiterschaltungskonzepts basierend auf Mehrfachkollektor-Umkehrtransistoren
FR2308206A2 (fr) *	1975-04-14	1976-11-12	Radiotechnique Compelec	Circuit logique integre a injecteurs de courant
DE2529951A1 (de) *	1975-07-04	1977-01-27	Siemens Ag	Lateraler, bipolarer transistor
FR2326810A1 (fr) *	1975-09-30	1977-04-29	Thomson Csf	Nouveaux inverseurs logiques integres
FR2337432A1 (fr) *	1975-12-29	1977-07-29	Radiotechnique Compelec	Perfectionnement a la structure des circuits integres a transistors bipolaires complementaires et procede d'obtention
FR2337431A1 (fr) *	1975-12-29	1977-07-29	Radiotechnique Compelec	Perfectionnement a la structure des circuits integres a transistors bipolaires et procede d'obtention
JPS608628B2 (ja) *	1976-07-05	1985-03-04	ヤマハ株式会社	半導体集積回路装置
JPS5838938B2 (ja) *	1976-08-03	1983-08-26	財団法人半導体研究振興会	半導体集積回路
JPS588147B2 (ja) *	1976-12-08	1983-02-14	ヤマハ株式会社	半導体集積回路装置
JPS53121487A (en) *	1977-03-30	1978-10-23	Mitsubishi Electric Corp	Semiconductor logic circuit device of electrostatic induction type
JPS53122381A (en) *	1977-03-31	1978-10-25	Mitsubishi Electric Corp	Semiconductor logic circuit device of electrostatic induction type
FR2408914A1 (fr) *	1977-11-14	1979-06-08	Radiotechnique Compelec	Dispositif semi-conducteur monolithique comprenant deux transistors complementaires et son procede de fabrication
GB2014387B (en) *	1978-02-14	1982-05-19	Motorola Inc	Differential to single-ended converter utilizing inverted transistors
NL7806989A (nl) *	1978-06-29	1980-01-03	Philips Nv	Geintegreerde schakeling.
US4199776A (en) *	1978-08-24	1980-04-22	Rca Corporation	Integrated injection logic with floating reinjectors
US4412142A (en) *	1980-12-24	1983-10-25	General Electric Company	Integrated circuit incorporating low voltage and high voltage semiconductor devices
US4475280A (en) *	1980-12-24	1984-10-09	General Electric Company	Method of making an integrated circuit incorporating low voltage and high voltage semiconductor devices
JPS57116430A (en) *	1981-01-13	1982-07-20	Toshiba Corp	Inverted logical circuit
JPS5947467B2 (ja) *	1981-09-01	1984-11-19	セイコーインスツルメンツ株式会社	温度センサ−用半導体素子
US4567500A (en) *	1981-12-01	1986-01-28	Rca Corporation	Semiconductor structure for protecting integrated circuit devices
US4629912A (en) *	1982-02-02	1986-12-16	Fairchild Camera And Instrument Corp.	Schottky shunt integrated injection
JPS58122611U (ja) *	1982-02-15	1983-08-20	カルソニックカンセイ株式会社	自動車用空気調和装置
JPH031424Y2 (xx) *	1985-02-08	1991-01-17
US4794277A (en) *	1986-01-13	1988-12-27	Unitrode Corporation	Integrated circuit under-voltage lockout
JPS6241030A (ja) *	1986-05-09	1987-02-23	Sumitomo Rubber Ind Ltd	タイヤの製造方法
US5060044A (en) *	1987-05-28	1991-10-22	Texas Instruments Incorporated	Integrated bipolar-CMOS circuit isolation for providing different backgate and substrate bias
US5087579A (en) *	1987-05-28	1992-02-11	Texas Instruments Incorporated	Method for fabricating an integrated bipolar-CMOS circuit isolation for providing different backgate and substrate bias
JPS6439120U (xx) *	1987-09-04	1989-03-08
DE58907969D1 (de) *	1988-02-15	1994-08-04	Siemens Ag	Schaltungsanordnung zum Schutze einer integrierten Schaltung.
JP3237757B2 (ja) *	1989-12-28	2001-12-10	呉羽化学工業株式会社	電子部品封止用樹脂組成物および封止電子部品
US4999687A (en) *	1990-04-25	1991-03-12	At&T Bell Laboratories	Logic element and article comprising the element
JPH0721531U (ja) *	1991-07-22	1995-04-18	積水化成品工業株式会社	折り箱容器
US5244098A (en) *	1992-11-02	1993-09-14	The Read Corporation	Material separating apparatus and method
JP2537308Y2 (ja) *	1993-08-18	1997-05-28	善孝小林	自転車用サドルカバー入れ
US5943373A (en) *	1995-12-29	1999-08-24	Advanced Micro Devices, Inc.	External protocol hooks system and method
US6125139A (en) *	1995-12-29	2000-09-26	Advanced Micro Devices, Inc.	Narrowband digital cordless telephone
US5978688A (en) *	1995-12-29	1999-11-02	Advanced Micro Devices, Inc.	Apparatus and method for protocol interface
US6978009B1 (en) *	1996-08-20	2005-12-20	Legerity, Inc.	Microprocessor-controlled full-duplex speakerphone using automatic gain control
US6514785B1 (en) *	2000-06-09	2003-02-04	Taiwan Semiconductor Manufacturing Company	CMOS image sensor n-type pin-diode structure
US7598521B2 (en) *	2004-03-29	2009-10-06	Sanyo Electric Co., Ltd.	Semiconductor device in which the emitter resistance is reduced
US7433192B2 (en) *	2004-12-29	2008-10-07	Agere Systems Inc.	Packaging for electronic modules
US7215204B2 (en) *	2004-12-29	2007-05-08	Agere Systems Inc.	Intelligent high-power amplifier module
CN105047289A (zh) *	2015-07-06	2015-11-11	舒泳军	一种带滑槽滑块的隔热屏罩的电缆
CN104979045A (zh) *	2015-07-06	2015-10-14	余储	一种带有防火层的隔热屏罩的电缆
KR102239463B1 (ko) *	2020-11-25	2021-04-14	재단법인대구경북과학기술원	칼슘 이온 전지용 나시콘계 전극 조성물 및 이를 포함하는 칼슘 이온 전지

Citations (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US3801967A (en) *	1971-12-30	1974-04-02	Ibm	Monolithic bipolar transistor storage arrangement with latent bit pattern

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US2838617A (en) *	1953-01-13	1958-06-10	Philips Corp	Circuit-arrangement comprising a four-zone transistor
US2936384A (en) *	1957-04-12	1960-05-10	Hazeltine Research Inc	Six junction transistor signaltranslating system
US3165710A (en) *	1961-03-27	1965-01-12	Westinghouse Electric Corp	Solid state oscillator
US3177414A (en) *	1961-07-26	1965-04-06	Nippon Electric Co	Device comprising a plurality of transistors
JPS468255B1 (xx) *	1967-11-13	1971-03-02
US3517324A (en) *	1968-01-22	1970-06-23	Eastman Kodak Co	Complementary emitter follower
US3579059A (en) *	1968-03-11	1971-05-18	Nat Semiconductor Corp	Multiple collector lateral transistor device
US3643235A (en) *	1968-12-30	1972-02-15	Ibm	Monolithic semiconductor memory
US3817797A (en) *	1969-05-12	1974-06-18	Ibm	Construction of monolithic chip and method of distributing power there-in for individaul electronic devices constructed thereon
BE756139A (fr) *	1969-09-15	1971-02-15	Rca Corp	Circuit intermediaire integre pour le couplage d'un circuit de commandea impedance de sortie faible a une charge a impedance d'entree elevee
NL6917885A (xx) *	1969-11-28	1971-06-02
US3657612A (en) *	1970-04-20	1972-04-18	Ibm	Inverse transistor with high current gain
DE2021824C3 (de) *	1970-05-05	1980-08-14	Ibm Deutschland Gmbh, 7000 Stuttgart	Monolithische Halbleiterschaltung
US3648125A (en) *	1971-02-02	1972-03-07	Fairchild Camera Instr Co	Method of fabricating integrated circuits with oxidized isolation and the resulting structure
US3778688A (en) *	1971-03-15	1973-12-11	Texas Instruments Inc	Mos-bipolar high voltage driver circuit
US3708691A (en) *	1972-01-21	1973-01-02	Tektronix Inc	Large scale integrated circuit of reduced area including counter
DE2212168C2 (de) *	1972-03-14	1982-10-21	Ibm Deutschland Gmbh, 7000 Stuttgart	Monolithisch integrierte Halbleiteranordnung
JPS4935030A (xx) *	1972-08-03	1974-04-01

1971
- 1971-05-22 NL NL7107040A patent/NL7107040A/xx unknown
1972
- 1972-05-12 ZA ZA723230A patent/ZA723230B/xx unknown
- 1972-05-17 CA CA142,385A patent/CA970473A/en not_active Expired
- 1972-05-19 IT IT68600/72A patent/IT958927B/it active
- 1972-05-19 DK DK252672AA patent/DK138198B/da not_active IP Right Cessation
- 1972-05-19 GB GB2369972A patent/GB1398862A/en not_active Expired
- 1972-05-19 CH CH753272A patent/CH551694A/xx not_active IP Right Cessation
- 1972-05-19 SE SE7206613A patent/SE382137B/xx unknown
- 1972-05-19 AT AT439572A patent/AT361042B/de not_active IP Right Cessation
- 1972-05-19 DE DE2266040A patent/DE2266040C2/de not_active Expired - Lifetime
- 1972-05-19 DE DE2224574A patent/DE2224574C2/de not_active Expired - Lifetime
- 1972-05-19 IE IE676/72A patent/IE37694B1/xx unknown
- 1972-05-19 NO NO1796/72A patent/NO135614C/no unknown
- 1972-05-19 DE DE19722224574D patent/DE2224574A1/de active Granted
- 1972-05-19 DE DE2266041A patent/DE2266041C2/de not_active Expired - Lifetime
- 1972-05-19 DE DE2266042A patent/DE2266042C2/de not_active Expired - Lifetime
- 1972-05-19 BE BE783738A patent/BE783738A/xx not_active IP Right Cessation
- 1972-05-20 ES ES403026A patent/ES403026A1/es not_active Expired
- 1972-05-22 AR AR242128A patent/AR193989A1/es active
- 1972-05-22 AU AU42565/72A patent/AU474945B2/en not_active Expired
- 1972-05-22 BR BR3222/72A patent/BR7203222D0/pt unknown
- 1972-05-22 YU YU1355/72A patent/YU35934B/xx unknown
- 1972-05-22 JP JP47049966A patent/JPS5215359B1/ja active Pending
- 1972-05-23 FR FR7218313A patent/FR2138905B1/fr not_active Expired
1975
- 1975-06-26 SE SE7507351A patent/SE404459B/xx not_active IP Right Cessation
- 1975-06-26 SE SE7507352A patent/SE404460B/xx not_active IP Right Cessation
1976
- 1976-01-28 US US05/653,131 patent/US4056810A/en not_active Expired - Lifetime
- 1976-01-29 US US05/653,472 patent/US4078208A/en not_active Expired - Lifetime
- 1976-03-11 JP JP51026620A patent/JPS594862B2/ja not_active Expired
1978
- 1978-02-09 US US05/876,219 patent/US4286177A/en not_active Expired - Lifetime
- 1978-07-13 HK HK387/78A patent/HK38778A/xx unknown
- 1978-07-13 HK HK392/78A patent/HK39278A/xx unknown
- 1978-07-13 HK HK391/78A patent/HK39178A/xx unknown
- 1978-07-13 HK HK390/78A patent/HK39078A/xx unknown
- 1978-07-13 HK HK388/78A patent/HK38878A/xx unknown
- 1978-07-13 HK HK389/78A patent/HK38978A/xx unknown
- 1978-07-13 HK HK386/78A patent/HK38678A/xx unknown
1980
- 1980-06-26 JP JP8601280A patent/JPS568868A/ja active Granted
- 1980-06-26 JP JP8601980A patent/JPS5638857A/ja active Granted
- 1980-06-26 JP JP8602180A patent/JPS5638859A/ja active Granted
- 1980-06-26 JP JP55086018A patent/JPS5857910B2/ja not_active Expired
- 1980-06-26 JP JP8601180A patent/JPS568867A/ja active Granted
- 1980-06-26 JP JP8601680A patent/JPS5638854A/ja active Granted
- 1980-06-26 JP JP8601480A patent/JPS568869A/ja active Granted
- 1980-06-26 JP JP55086013A patent/JPS604593B2/ja not_active Expired
- 1980-06-26 JP JP55086017A patent/JPS604594B2/ja not_active Expired
- 1980-06-26 JP JP8602080A patent/JPS5638858A/ja active Granted
- 1980-06-26 JP JP8601080A patent/JPS568866A/ja active Granted
- 1980-06-26 JP JP55086015A patent/JPS6019669B2/ja not_active Expired
- 1980-12-03 US US06/212,582 patent/US4714842A/en not_active Expired - Lifetime
1982
- 1982-09-30 NL NLAANVRAGE8203799,A patent/NL187661C/xx not_active IP Right Cessation
- 1982-12-13 NL NLAANVRAGE8204809,A patent/NL187550C/xx not_active IP Right Cessation
- 1982-12-15 NL NLAANVRAGE8204833,A patent/NL187551C/xx not_active IP Right Cessation
- 1982-12-17 NL NLAANVRAGE8204877,A patent/NL188608C/xx active Search and Examination

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US3801967A (en) *	1971-12-30	1974-04-02	Ibm	Monolithic bipolar transistor storage arrangement with latent bit pattern

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US4328509A (en) *	1973-09-01	1982-05-04	Robert Bosch Gmbh	Current hogging logic circuit with npn vertical reversal transistor and diode/pnp vertical transistor output
US4153909A (en) *	1973-12-10	1979-05-08	National Semiconductor Corporation	Gated collector lateral transistor structure and circuits using same
US4160988A (en) *	1974-03-26	1979-07-10	Signetics Corporation	Integrated injection logic (I-squared L) with double-diffused type injector
US4260430A (en) *	1974-09-06	1981-04-07	Hitachi, Ltd.	Method of manufacturing a semiconductor device
US4716314A (en) *	1974-10-09	1987-12-29	U.S. Philips Corporation	Integrated circuit
US4119998A (en) *	1974-12-27	1978-10-10	Tokyo Shibaura Electric Co., Ltd.	Integrated injection logic with both grid and internal double-diffused injectors
US4459606A (en) *	1974-12-27	1984-07-10	Tokyo Shibaura Electric Co., Ltd.	Integrated injection logic semiconductor devices
US4599635A (en) *	1975-08-28	1986-07-08	Hitachi, Ltd.	Semiconductor integrated circuit device and method of producing same
US4144586A (en) *	1976-01-15	1979-03-13	International Telephone & Telegraph Corp.	Substrate-fed injection-coupled memory
US4137465A (en) *	1976-06-09	1979-01-30	U.S. Philips Corporation	Multi-stage integrated injection logic circuit
US4150392A (en) *	1976-07-31	1979-04-17	Nippon Gakki Seizo Kabushiki Kaisha	Semiconductor integrated flip-flop circuit device including merged bipolar and field effect transistors
US4255671A (en) *	1976-07-31	1981-03-10	Nippon Gakki Seizo Kabushiki Kaisha	IIL Type semiconductor integrated circuit
US4158783A (en) *	1976-11-16	1979-06-19	International Business Machines Corporation	Current hogging injection logic with self-aligned output transistors
US4277794A (en) *	1976-12-03	1981-07-07	Thomson-Csf	Structure for logic circuits
US4209715A (en) *	1976-12-14	1980-06-24	Tokyo Shibaura Electric Co., Ltd.	Logic circuit
US4140559A (en) *	1976-12-22	1979-02-20	Harris Corporation	Method of fabricating an improved substrate fed logic utilizing graded epitaxial deposition
US4158146A (en) *	1976-12-31	1979-06-12	U.S. Philips Corporation	Device for coupling transistors operated in I2 L to a transistor operated at a higher bias-current
US4183037A (en) *	1977-01-17	1980-01-08	U.S. Philips Corporation	Semiconductor device
US4400689A (en) *	1977-04-07	1983-08-23	Analog Devices, Incorporated	A-to-D Converter of the successive-approximation type
US4242596A (en) *	1977-07-14	1980-12-30	U.S. Philips Corporation	Integrated injection logic circuits
US4277701A (en) *	1977-09-28	1981-07-07	International Business Machines Corporation	Semiconductor integrated injection logic structure controlled by the injector
US4348600A (en) *	1978-02-14	1982-09-07	Motorola, Inc.	Controlled current source for I2 L to analog interfaces
US4259730A (en) *	1978-04-19	1981-03-31	International Business Machines Corporation	IIL With partially spaced collars
US4301382A (en) *	1979-04-27	1981-11-17	Tokyo Shibaura Denki Kabushiki Kaisha	I2L With PNPN injector
US4274891A (en) *	1979-06-29	1981-06-23	International Business Machines Corporation	Method of fabricating buried injector memory cell formed from vertical complementary bipolar transistor circuits utilizing mono-poly deposition
US4458406A (en) *	1979-12-28	1984-07-10	Ibm Corporation	Making LSI devices with double level polysilicon structures
US4654684A (en) *	1981-04-13	1987-03-31	International Business Machines Corp.	Magnetically sensitive transistors utilizing Lorentz field potential modultion of carrier injection
US4688030A (en) *	1983-08-26	1987-08-18	Ise Electronics Corporation	Fluorescent display device
US4748488A (en) *	1983-09-29	1988-05-31	Fujitsu Limited	Master-slice-type semiconductor integrated circuit device
US4813017A (en) *	1985-10-28	1989-03-14	International Business Machines Corportion	Semiconductor memory device and array
US5016075A (en) *	1988-10-14	1991-05-14	Nec Corporation	Semiconductor memory device
US5574303A (en) *	1992-01-06	1996-11-12	Mitsubishi Denki Kabushiki Kaisha	Semiconductor voltage sensing device
US10249607B1 (en)	2017-12-15	2019-04-02	Texas Instruments Incorporated	Internally stacked NPN with segmented collector
US10784251B2 (en)	2017-12-15	2020-09-22	Texas Instruments Incorporated	Internally stacked NPN with segmented collector

Also Published As

Publication number	Publication date
US4714842A (en)	1987-12-22
JPS5638855A (en)	1981-04-14
JPS5638857A (en)	1981-04-14
YU135572A (en)	1980-12-31
ES403026A1 (es)	1975-05-01
US4078208A (en)	1978-03-07
IE37694L (en)	1972-11-22
JPS604594B2 (ja)	1985-02-05
JPS568867A (en)	1981-01-29
SE382137B (sv)	1976-01-12
JPS5638859A (en)	1981-04-14
JPS5712302B2 (xx)	1982-03-10
ATA439572A (de)	1980-07-15
DE2266040C2 (xx)	1991-08-08
JPS5719582B2 (xx)	1982-04-23
BR7203222D0 (pt)	1973-08-09
JPS5638858A (en)	1981-04-14
AU474945B2 (en)	1976-08-05
NO135614C (no)	1978-06-29
NL8204833A (nl)	1983-04-05
DK138198B (da)	1978-07-24
HK39078A (en)	1978-07-21
CA970473A (en)	1975-07-01
JPS5638854A (en)	1981-04-14
NL7107040A (xx)	1972-11-24
YU35934B (en)	1981-08-31
HK38878A (en)	1978-07-21
ZA723230B (en)	1973-12-19
NL8204877A (nl)	1983-04-05
AR193989A1 (es)	1973-06-12
NL188608B (nl)	1992-03-02
JPS6019669B2 (ja)	1985-05-17
JPS568866A (en)	1981-01-29
HK39178A (en)	1978-07-21
SE7507351L (sv)	1975-06-26
JPS568870A (en)	1981-01-29
JPS568869A (en)	1981-01-29
DK138198C (xx)	1978-12-27
NL187661C (nl)	1991-12-02
AU7098974A (en)	1976-01-08
DE2224574A1 (de)	1972-11-30
IE37694B1 (en)	1977-09-28
JPS5719581B2 (xx)	1982-04-23
CH551694A (de)	1974-07-15
JPS5638856A (en)	1981-04-14
JPS5623310B2 (xx)	1981-05-30
NL8203799A (nl)	1983-01-03
DE2224574C2 (xx)	1990-01-11
HK38978A (en)	1978-07-21
DE2266042C2 (xx)	1992-03-12
SE404459B (sv)	1978-10-02
JPS5623308B2 (xx)	1981-05-30
HK39278A (en)	1978-07-21
JPS5857910B2 (ja)	1983-12-22
NL187550C (nl)	1991-11-01
JPS5617056A (en)	1981-02-18
JPS5623309B2 (xx)	1981-05-30
JPS5719580B2 (xx)	1982-04-23
DE2266041C2 (xx)	1992-03-12
GB1398862A (en)	1975-06-25
AU4256572A (en)	1973-11-29
JPS604593B2 (ja)	1985-02-05
NL187551C (nl)	1991-11-01
JPS594862B2 (ja)	1984-02-01
IT958927B (it)	1973-10-30
JPS51112192A (en)	1976-10-04
HK38678A (en)	1978-07-21
JPS5215359B1 (xx)	1977-04-28
FR2138905A1 (xx)	1973-01-05
NL187551B (nl)	1991-06-03
NL188608C (nl)	1992-08-03
US4286177A (en)	1981-08-25
AT361042B (de)	1981-02-10
JPS5732510B2 (xx)	1982-07-12
JPS568868A (en)	1981-01-29
NO135614B (xx)	1977-01-17
FR2138905B1 (xx)	1980-04-04
HK38778A (en)	1978-07-21
SE404460B (sv)	1978-10-02
BE783738A (fr)	1972-11-20
NL8204809A (nl)	1983-04-05

Publication	Publication Date	Title
US4056810A (en)	1977-11-01	Integrated injection logic memory circuit
US4716314A (en)	1987-12-29	Integrated circuit
US3993918A (en)	1976-11-23	Integrated circuits
US4007385A (en)	1977-02-08	Serially-connected circuit groups for intergrated injection logic
JPS62274653A (ja)	1987-11-28	半導体デバイス
EP0043007B1 (en)	1985-10-02	Saturation-limited bipolar transistor circuit structure and method of making
US3868722A (en)	1975-02-25	Semiconductor device having at least two transistors and method of manufacturing same
US4255671A (en)	1981-03-10	IIL Type semiconductor integrated circuit
US4200879A (en)	1980-04-29	Integrated semiconductor device including static induction transistor
US4259730A (en)	1981-03-31	IIL With partially spaced collars
US3947865A (en)	1976-03-30	Collector-up semiconductor circuit structure for binary logic
US4243896A (en)	1981-01-06	I2 L Circuit with auxiliary transistor
US4595942A (en)	1986-06-17	Integrated circuit
US4446611A (en)	1984-05-08	Method of making a saturation-limited bipolar transistor device
US4388636A (en)	1983-06-14	Static memory cell and memory constructed from such cells
US3912944A (en)	1975-10-14	Integrated bucket brigade memory using transistor barrier capacitors for storage
US4163244A (en)	1979-07-31	Symmetrical integrated injection logic circuit
US4110634A (en)	1978-08-29	Gate circuit
EP0056191A2 (en)	1982-07-21	Integrated injection logic
CA1259135A (en)	1989-09-05	Selectively accessible memory having an active load
US4641047A (en)	1987-02-03	Complex direct coupled transistor logic
US4054900A (en)	1977-10-18	I.I.L. with region connecting base of double diffused injector to substrate/emitter of switching transistor
CA1129973A (en)	1982-08-17	Integrated logic circuit
JPS5832505B2 (ja)	1983-07-13	半導体集積回路
JPS6262059B2 (xx)	1987-12-24