[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Núñez et al., 2016 - Google Patents

Comparative analysis of projected tunnel and CMOS transistors for different logic application areas

Núñez et al., 2016

View PDF
Document ID
7993240593324066655
Author
Núñez J
Avedillo M
Publication year
Publication venue
IEEE Transactions on Electron Devices

External Links

Snippet

In this paper, five projected tunnel FET (TFET) technologies are evaluated and compared with MOSFET and FinFET transistors for high-performance low-power objectives. The scope of this benchmarking exercise is broader than that of previous studies in that it seeks …
Continue reading at core.ac.uk (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption

Similar Documents

Publication Publication Date Title
Lanuzza et al. Mixed tunnel-FET/MOSFET level shifters: A new proposal to extend the tunnel-FET application domain
Núñez et al. Comparative analysis of projected tunnel and CMOS transistors for different logic application areas
Yang et al. Accurate stacking effect macro-modeling of leakage power in sub-100 nm circuits
Núñez et al. Comparison of TFETs and CMOS using optimal design points for power–speed tradeoffs
Guha et al. Heterojunction negative-capacitance tunnel-FET as a promising candidate for sub-0.4 VV DD digital logic circuits
Romli et al. An overview of power dissipation and control techniques in cmos technology
Katrue et al. GALEOR: Leakage reduction for CMOS circuits
Avedillo et al. Insights into the operation of hyper-FET-based circuits
Dokic A review on energy efficient CMOS digital logic
Sreekala et al. Subthreshold leakage power reduction by feedback sleeper-stack technique
Dadoria et al. A novel approach for leakage power reduction in deep submicron technologies in CMOS VLSI circuits
Kim et al. Ultralow-voltage power gating structure using low threshold voltage
Núñez Martínez et al. Comparative Analysis of Projected Tunnel and CMOS Transistors for Different Logic Application Areas
Gemmeke et al. Variability aware cell library optimization for reliable sub-threshold operation
Aswale et al. Comparative study of different low power design techniques for reduction of leakage power in CMOS VLSI circuits
Avedillo et al. Impact of pipeline in the power performance of tunnel transistor circuits
Avedillo et al. Assessing application areas for tunnel transistor technologies
Settino et al. Simulations and comparisons of basic analog and digital circuit blocks employing Tunnel FETs and conventional FinFETs
Wu et al. Evaluation of energy-efficient latch circuits with hybrid tunneling FET and FinFET devices for ultra-low-voltage applications
Moraes et al. Robust FinFET Schmitt Trigger Designs for Low Power Applications
Jeong et al. Design considerations for low-power single-electron transistor logic circuits
Olanite et al. Power Dissipation of Adiabatic Logic Circuit for FinFET and MOSFET Transistors
Ramkrishna et al. Analysis of NBTI Impact on Clock Path Duty Cycle Degradation
Somkuwar et al. Leakage Current and Capacitance Reduction in CMOS Technology
Pal et al. Sources of Power Dissipation