[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Avedillo et al., 2015 - Google Patents

Assessing application areas for tunnel transistor technologies

Avedillo et al., 2015

View PDF
Document ID
9540872034159491404
Author
Avedillo M
Núñez J
Publication year
Publication venue
2015 Conference on Design of Circuits and Integrated Systems (DCIS)

External Links

Snippet

Tunnel transistors are one of the most attractive steep subthreshold slope devices currently being investigated as a means of overcoming the power density and energy inefficiency limitations of CMOS technology. In this paper, projected tunnel transistor technologies are …
Continue reading at digital.csic.es (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Similar Documents

Publication Publication Date Title
Strangio et al. Digital and analog TFET circuits: Design and benchmark
Lanuzza et al. Mixed tunnel-FET/MOSFET level shifters: A new proposal to extend the tunnel-FET application domain
Liu et al. Steep switching tunnel FET: A promise to extend the energy efficient roadmap for post-CMOS digital and analog/RF applications
Liu et al. Tunnel FET RF rectifier design for energy harvesting applications
Núñez et al. Comparison of TFETs and CMOS using optimal design points for power–speed tradeoffs
Kumar Performance evaluation of double gate tunnel FET based chain of inverters and 6-T SRAM cell
Núñez et al. Comparative analysis of projected tunnel and CMOS transistors for different logic application areas
Avedillo et al. Insights into the operation of hyper-FET-based circuits
Japa et al. Reliability enhancement of a steep slope tunnel transistor based ring oscillator designs with circuit interaction
Tajalli et al. Leakage current reduction using subthreshold source-coupled logic
Fahad et al. Modeling of graphene nanoribbon tunnel field effect transistor in Verilog-A for digital circuit design
Ghanbari Khorram et al. Proposed 3.5 µW CNTFET-MOSFET hybrid CSVCO for power-efficient gigahertz applications
Avedillo et al. Assessing application areas for tunnel transistor technologies
Biswas et al. Compact modeling of DG-Tunnel FET for Verilog-A implementation
Lakkamraju et al. A low voltage high output impedance bulk driven regulated cascode current mirror
Gundala et al. Nanosecond delay level shifter with logic level correction
Tsai et al. Low-power high-speed current mode logic using tunnel-fets
Dadoria et al. A novel approach for leakage power reduction in deep submicron technologies in CMOS VLSI circuits
Avedillo de Juan et al. Assessing application areas for tunnel transistor technologies
Núñez et al. Power and speed evaluation of hyper-FET circuits
Reddy et al. 0.4 V CMOS based low power voltage controlled ring oscillator for medical applications
Avedillo et al. Impact of pipeline in the power performance of tunnel transistor circuits
Settino et al. Simulations and comparisons of basic analog and digital circuit blocks employing Tunnel FETs and conventional FinFETs
Núñez Martínez et al. Comparative Analysis of Projected Tunnel and CMOS Transistors for Different Logic Application Areas
Parsa et al. A new structure of low-power and low-voltage double-edge triggered flip-flop