[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Somkuwar et al., 2022 - Google Patents

Leakage Current and Capacitance Reduction in CMOS Technology

Somkuwar et al., 2022

Document ID
7136521993942255615
Author
Somkuwar A
Singh L
Publication year
Publication venue
Sub-Micron Semiconductor Devices

External Links

Snippet

Prescribed performance is now regularly applied within the design of a chip, where it greatly contributes to improved predictability and platform robustness of complex systems, albeit a private complementary metal oxide semiconductor (CMOS) transistor uses little or no energy …
Continue reading at www.taylorfrancis.com (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization

Similar Documents

Publication Publication Date Title
Moradinezhad Maryan et al. A new circuit-level technique for leakage and short-circuit power reduction of static logic gates in 22-nm CMOS technology
Bisdounis et al. A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits
Cui et al. 7nm FinFET standard cell layout characterization and power density prediction in near-and super-threshold voltage regimes
Romli et al. An overview of power dissipation and control techniques in cmos technology
Sharma et al. Low power 8-bit ALU design using full adder and multiplexer
Núñez et al. Comparative analysis of projected tunnel and CMOS transistors for different logic application areas
Jalan et al. Analysis of leakage power reduction techniques in digital circuits
Chun et al. Transistor and pin reordering for leakage reduction in CMOS circuits
Hemmat et al. Hybrid TFET-MOSFET circuit: a solution to design soft-error resilient ultra-low power digital circuit
Kumre et al. Analysis of GDI Technique for digital circuit design
Marangunic et al. Machine Learning Dependent Arithmetic Module Realization for High-Speed Computing
Somkuwar et al. Leakage Current and Capacitance Reduction in CMOS Technology
Monteiro et al. Power analysis and optimization from circuit to register-transfer levels
Ramireddy et al. A novel power-aware and high performance full adder cell for ultra-low power designs
Muttreja et al. Threshold voltage control through multiple supply voltages for power-efficient FinFET interconnects
Vaidyanathan et al. Improving energy efficiency of low-voltage logic by technology-driven design
Kumar et al. An analytical state dependent leakage power model for FPGAs
Valentian et al. Modeling subthreshold SOI logic for static timing analysis
Aswale et al. Comparative study of different low power design techniques for reduction of leakage power in CMOS VLSI circuits
Hemmat et al. Hybrid TFET-MOSFET circuits: An approach to design reliable ultra-low power circuits in the presence of process variation
Avedillo et al. Impact of the RT‐level architecture on the power performance of tunnel transistor circuits
Couso et al. Performance and power consumption trade-off in UTBB FDSOI inverters operated at NTV for IoT applications
Murthy et al. A novel design of multiplexer based full-adder cell for power and propagation delay optimizations
Chen et al. Fundamentals of CMOS design
Cui et al. Layout characterization and power density analysis for shorted-gate and independent-gate 7nm FinFET standard cells