[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Guha et al., 2021 - Google Patents

Heterojunction negative-capacitance tunnel-FET as a promising candidate for sub-0.4 VV DD digital logic circuits

Guha et al., 2021

Document ID
2544422645544000226
Author
Guha S
Pachal P
Publication year
Publication venue
IEEE Transactions on Nanotechnology

External Links

Snippet

The objective of this paper is to exemplify the significant improvements achieved in speed and power-consumption by utilizing negative-capacitance Tunnel FETs in sub-0.4 V DD digital logic applications. A heterojunction negative-capacitance TFET (NCTFET) has been …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
Guha et al. Heterojunction negative-capacitance tunnel-FET as a promising candidate for sub-0.4 VV DD digital logic circuits
Saurabh et al. Fundamentals of tunnel field-effect transistors
Strangio et al. Digital and analog TFET circuits: Design and benchmark
Pandey et al. Electrical noise in heterojunction interband tunnel FETs
Singh et al. Modeling and simulation of carbon nanotube field effect transistor and its circuit application
Baravelli et al. TFET inverters with n-/p-devices on the same technology platform for low-voltage/low-power applications
Verma et al. Performance analysis of FinFET device using qualitative approach for low-power applications
Kim et al. Hybrid CMOS and CNFET power gating in ultralow voltage design
Ramezani et al. Dual metal gate tunneling field effect transistors based on MOSFETs: a 2-D analytical approach
Guenifi et al. Rigorous study of double gate tunneling field effect transistor structure based on silicon
Bhattacharjee et al. A first insight to the thermal dependence of the DC, analog and RF performance of an S/D spacer engineered DG-ambipolar FET
Musalgaonkar et al. An impact ionization MOSFET with reduced breakdown voltage based on back-gate misalignment
Andavarapu et al. A Proposal for Optimization of Spacer Engineering at Sub-5-nm Technology Node for JL-TreeFET: A Device to Circuit Level Implementation
Pundir et al. Effect of temperature on performance of 5-nm node silicon nanosheet transistors for analog applications
Ragavendran et al. Low power and low area junction-less tunnel FET design
Kim et al. Impact-ionization and tunneling FET characteristics of dual-functional devices with partially covered intrinsic regions
Acharya et al. A Novel ${{V}} _ {\textsf {DSAT}} $ Extraction Method for Tunnel FETs and Its Implication on Analog Design
Vallabhaneni et al. Designing energy efficient logic gates with Hetero junction Tunnel fets at 20nm
Liu et al. III-V tunnel FET model manual
Sanaullah et al. Multilayer molybdenum disulfide (MoS 2) based tunnel transistor
Gupta et al. Implications of transport models on the analog performance of Gate Electrode Workfunction Engineered (GEWE) Silicon Nanowire MOSFET
Maiorano et al. Design and optimization of impurity-and electrostatically-doped superlattice FETs to meet all the ITRS power targets at VDD= 0.4 V
Suguna et al. Analytical modeling and Simulation Based Investigation of Triple material surrounding gate heterojunction tunnel FET
Dubey tunnel FET: Devices and circuits
Schmitt-Landsiedel et al. Innovative devices for integrated circuits–A design perspective