No abstract available.
Cited By
- Sapozhnikov V, Sapozhnikov V and Efanov D (2022). Duplication of Boolean Complements for Synthesis of Fault-Tolerant Digital Devices and Systems, Automatic Control and Computer Sciences, 56:1, (1-9), Online publication date: 1-Feb-2022.
- Efanov D, Sapozhnikov V, Sapozhnikov V and Pivovarov D (2020). The Synthesis Conditions of Completely Self-Testing Embedded-Control Circuits Based on the Boolean Complement Method to the “1-out-of-m” Constant-Weight Code, Automatic Control and Computer Sciences, 54:2, (89-99), Online publication date: 1-Mar-2020.
- Efanov D, Sapozhnikov V and Sapozhnikov V (2019). Sum Codes with Fixed Values of Multiplicities for Detectable Unidirectional and Asymmetrical Errors for Technical Diagnostics of Discrete Systems, Automation and Remote Control, 80:6, (1082-1097), Online publication date: 1-Jun-2019.
- Tsunoda Y and Fujiwara Y On the Maximum Number of Codewords of X-Codes of Constant Weight Three 2019 IEEE International Symposium on Information Theory (ISIT), (1752-1756)
- Dmitriev V, Efanov D, Sapozhnikov V and Sapozhnikov V (2018). Sum Codes with Efficient Detection of Twofold Errors for Organization of Concurrent Error-Detection Systems of Logical Devices, Automation and Remote Control, 79:4, (665-678), Online publication date: 1-Apr-2018.
- Lin D, Hong T, Li Y, Fallah F, Gardner D, Hakim N and Mitra S Overcoming post-silicon validation challenges through quick error detection (QED) Proceedings of the Conference on Design, Automation and Test in Europe, (320-325)
- Fujiwara Y and Colbourn C (2010). A combinatorial approach to X-tolerant compaction circuits, IEEE Transactions on Information Theory, 56:7, (3196-3206), Online publication date: 1-Jul-2010.
- Faraj K and Almaini A Optimal polarity for dual Reed-Muller expressions Proceedings of the 7th WSEAS International Conference on Microelectronics, Nanoelectronics, Optoelectronics, (45-52)
- Saluja N, Gulati K and Khatri S (2008). SAT-based ATPG using multilevel compatible don't-cares, ACM Transactions on Design Automation of Electronic Systems, 13:2, (1-18), Online publication date: 2-Apr-2008.
- Faraj K and Almaini A Exact minimization of dual Reed-Muller expansions Proceedings of the 6th WSEAS international conference on Applied computer science, (361-367)
- Mitra S and Kim K (2006). XPAND, IEEE Transactions on Computers, 55:2, (163-173), Online publication date: 1-Feb-2006.
- Su M and Wang C High level equivalence symmetric input identification Proceedings of the 2006 Asia and South Pacific Design Automation Conference, (249-253)
- Volkerink E and Mitra S Response compaction with any number of unknowns using a new LFSR architecture Proceedings of the 42nd annual Design Automation Conference, (117-122)
- Mange D, Sanchez E, Stauffer A, Tempesti G, Marchal P and Piguet C Embryonics Readings in hardware/software co-design, (643-655)
- Smalla C Using the Boundary Scan Delay Chain for Cross-Chip Delay Measurement and Characterization of Delay Modeling Flow Proceedings of the 2nd International Symposium on Quality Electronic Design
- Matthes D and Ford J Technique For Testing A Very High Speed Mixed Signal Read Channel Design Proceedings of the 2000 IEEE International Test Conference
- Mitra S and McCluskey E COMBINATIONAL LOGIC SYNTHESIS FOR DIVERSITY IN DUPLEX SYSTEMS Proceedings of the 2000 IEEE International Test Conference
- Mitra S, Avra L and McCluskey E (2000). Efficient Multiplexer Synthesis Techniques, IEEE Design & Test, 17:4, (90-97), Online publication date: 1-Oct-2000.
- Metra C and Lo J (2000). Intermediacy Prediction for High Speed Berger Code Checkers, Journal of Electronic Testing: Theory and Applications, 16:6, (607-615), Online publication date: 1-Dec-2000.
- Schmid J and Knäblein J Advanced Synchronous Scan Test Methodology for Multi Clock Domain ASICs Proceedings of the 1999 17TH IEEE VLSI Test Symposium
- Konuk H and Ferguson F Oscillation and Sequential Behavior Caused by Interconnect Opens in Digital CMOS Circuits Proceedings of the 1997 IEEE International Test Conference
- Shen Y, Chen X, Horiguchi S and Lombardi F On the multiple fault diagnosis of multistage interconnection networks Proceedings of the international Conference on Parallel Processing
- Mitra S, Avra L and McCluskey E SCAN SYNTHESIS FOR ONE-HOT SIGNALS Proceedings of the 1997 IEEE International Test Conference
- Mitra S, Avra L and McCluskey E An output encoding problem and a solution technique Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, (304-307)
- Bertacco V and Damiani M The disjunctive decomposition of logic functions Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, (78-82)
- Saxena N and McCluskey E (1996). Counting Two-State Transition-Tour Sequences, IEEE Transactions on Computers, 45:11, (1337-1342), Online publication date: 1-Nov-1996.
- Lee C and Sheu M (1996). A Multiple-Sequence Generator Based on Inverted Nonlinear Autonomous Machines, IEEE Transactions on Computers, 45:9, (1079-1083), Online publication date: 1-Sep-1996.
- Bogliolo A and Damiani M Synthesis of multilevel fault-tolerant combinational circuits Proceedings of the 1995 European conference on Design and Test
- Pomeranz I and Reddy S On synthesis-for-testability of combinational logic circuits Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, (126-132)
- Benini L, Siegel P and De Micheli G (1994). Saving Power by Synthesizing Gated Clocks for Sequential Circuits, IEEE Design & Test, 11:4, (32-41), Online publication date: 1-Oct-1994.
- Siegel P and De Micheli G Decomposition methods for library binding of speed-independent asynchronous designs Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, (558-565)
- Pomeranz I and Reddy S On testing delay faults in macro-based combinational circuits Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, (332-339)
- Clark D and Weng L (1994). Maximal and Near-Maximal Shift Register Sequences, IEEE Transactions on Computers, 43:5, (560-568), Online publication date: 1-May-1994.
- Damiani M, Yang J and De Micheli G Optimization of combinational logic circuits based on compatible gates Proceedings of the 30th international Design Automation Conference, (631-636)
- Siegel P, De Micheli G and Dill D Automatic technology mapping for generalized fundamental-mode asynchronous designs Proceedings of the 30th international Design Automation Conference, (61-67)
- Kameda T, Pilarski S and Ivanov A (1993). Notes on Multiple Input Signature Analysis, IEEE Transactions on Computers, 42:2, (228-234), Online publication date: 1-Feb-1993.
- Łuba T, Górski K and Wroński L ROM-based finite state machines with PLA address modifiers Proceedings of the conference on European design automation, (272-277)
- Lombardi F, Feng C and Huang W (1992). Detection and Location of Multiple Faults in Baseline Interconnection Networks, IEEE Transactions on Computers, 41:10, (1340-1344), Online publication date: 1-Oct-1992.
- Beerel P and Meng T Testability of asynchronous timed control circuits with delay assumptions Proceedings of the 28th ACM/IEEE Design Automation Conference, (446-451)
- Hellebrand S and Wunderlich H Tools and devices supporting the pseudo-exhaustive test Proceedings of the conference on European design automation, (13-17)
- Wagner K (1988). Clock system design, IEEE Design & Test, 5:5, (9-27), Online publication date: 1-Sep-1988.
- Parhami B (1988). From defects to failures: a view of dependable computing, ACM SIGARCH Computer Architecture News, 16:4, (157-168), Online publication date: 1-Sep-1988.
- Wang L and McClusky E (1988). Linear Feedback Shift Register Design Using Cyclic Codes, IEEE Transactions on Computers, 37:10, (1302-1306), Online publication date: 1-Oct-1988.
- Wagner K, Chin C and McCluskey E (1987). Pseudorandom Testing, IEEE Transactions on Computers, 36:3, (332-343), Online publication date: 1-Mar-1987.
- Chin C and McCluskey E (1987). Test Length for Pseudorandom Testing, IEEE Transactions on Computers, 36:2, (252-256), Online publication date: 1-Feb-1987.
- Mourad S, Hughes J and McCluskey E Stuck-at fault detection in parity trees Proceedings of 1986 ACM Fall joint computer conference, (836-840)
Index Terms
- Logic design principles with emphasis on testable semicustom circuits
Recommendations
Design of Testable Reversible Sequential Circuits
In this paper, we propose the design of two vectors testable sequential circuits based on conservative logic gates. The proposed sequential circuits based on conservative logic gates outperform the sequential circuits implemented in classical gates in ...
Design of Parity Testable Combinational Circuits
The parity testability of a single output is related to its partition in terms of maximal supergates, and a scheme is proposed for making an untestable circuit parity testable by augmenting its maximal supergates. Only a small amount of extra logic and ...
Easily Testable Multiple-Valued Logic Circuits Derived from Reed-Muller Circuits
In 1972, Reddy showed that the binary circuits realizing Reed-Muller canonical form are easily testable. In this paper, we extend Reddy's result to multiple-valued logic circuits, employing more than two discrete levels of signal. The electronic ...