article

Free access

Integrating register allocation and instruction scheduling for RISCs

Authors:

David G. Bradlee,

Susan J. Eggers,

Robert R. HenryAuthors Info & Claims

ACM SIGPLAN Notices, Volume 26, Issue 4

Pages 122 - 131

https://doi.org/10.1145/106973.106986

Published: 01 April 1991 Publication History

PDF eReader

References

[1]

D. Bailey and J. Barton. The N AS kernel benchmark program. NASA Tech. Memo. 87611, Ames Research Center, NASA, Moffet Field, CA, 1984.

Google Scholar

[2]

D. G. Bradlee. Retargetable Instruction Scheduling /or Pipelined Processors. PhD thesis, Dept. of Comp. Sci. & Eng., Univ. of Wash., 1991. (in preparation).

Digital Library

Google Scholar

[3]

D. G. Bradlee, S. J. Eggers, and R. R. Henry. The effect on RISC performance of register set size and structure versus code generation strategy. Tech. rep., Dept. of Comp. Sci. g, Eng., Univ. of Wash., 1990. (submitted for publ.).

Google Scholar

[4]

D. G. Bradlee, R. R. Henry, and S. J. Eggers. The Marion system for retargetable instruction scheduling. Tech. rep. 90-11-02, Dept. of Comp. Sci. & Eng., Univ. of Wash., 1990. (submitted for publ.).

Google Scholar

[5]

P. Briggs, K. D. Cooper, K. Kennedy, and L. Torczon. Coloring heuristics for register allocation. A CM SIGPLAN Conf. on Programming Language Design and Implementation, July 1989.

Digital Library

Google Scholar

[6]

G. J. Chaitin. Register allocation and spilling via graph coloring. ACM SIGPLAN Syrup. on Compiler Construction, June 1982.

Digital Library

Google Scholar

[7]

F. C. Chow and J. L. Hennessy. Register allocation by priority based coloring. A CM SIGPLAN Symp. on Compiler Construction, June 1984.

Digital Library

Google Scholar

[8]

J. J. Dongarra and A. R. Jinds. Unrolling loops in Fortran. Software Practice ~4 Experience, 9(3), March 1979.

Google Scholar

[9]

J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Trans. on Computers, c-30(7), July 1981.

Digital Library

Google Scholar

[10]

C. W. Fraser and D. R. Hanson. A code generation interface for ANSI C. Tech. rep. CS-TR-270-90, Dept. of Comp. Sci., Princeton Univ., July 1990.

Google Scholar

[11]

P. B. Gibbons and S. S. Muchnick. Efficient instruction scheduling for a pipelined architecture. A CM $IGPLAN Syrup. on Compiler Construction, July 1986.

Digital Library

Google Scholar

[12]

J. R. Goodman and W.-C. Itsu. Code scheduling and register allocation in large basic blocks. In Intl. Conf. on Supercomputing, July 1988.

Digital Library

Google Scholar

[13]

T. R. Gross and J. L. Hennessy. Optimizing delayed branches. In Proceedings o/IEEE MICRO-15, October 1982.

Digital Library

Google Scholar

[14]

J. L. Hennessy and T. R. Gross. Postpass code optimization of pipeline constraints. A CM Trans. on Prog. Lang. and Sys., 5(3), July 1983.

Digital Library

Google Scholar

[15]

J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., San Mateo, CA, 1990.

Digital Library

Google Scholar

[16]

Intel Corp., Santa Clara, CA. i860 6d-bit Microprocessor Programmer's Re/erence Manual, 1989.

Google Scholar

[17]

G. Kane. MIPS R2000 RISC Architecture. Prentice Hall, Englewood Cliffs, NJ, 1987.

Google Scholar

[18]

F. H. McMahon. Fortran CPU performance analysis. Tech. rep., Lawrence Livermore Labs, 1972.

Google Scholar

[19]

Motorola, Inc. MC88100 RISC Microprocessor User's Manual, 1988.

Digital Library

Google Scholar

[20]

R. M. Stallman. Using and Porting GNU CC. Free Software Foundation, Inc., Cambridge, MA, 1989.

Google Scholar

[21]

3. E. Thorton. Design o/a Computer- The Control Data 6600. Scott, Foresman & Co., Glenview, IL, 1970.

Digital Library

Google Scholar

[22]

R. M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of Research and Development, 11, January 1967.

Digital Library

Google Scholar

[23]

S. Weiss and J. E. Smith. A study of scalar compilation techniques for pipelined supercomputers. Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 1987.

Crossref

Google Scholar

Cited By

View all

(2023)BibliographyEngineering a Compiler10.1016/B978-0-12-815412-0.00023-1(793-813)Online publication date: 2023
https://doi.org/10.1016/B978-0-12-815412-0.00023-1
Cooper KTorczon L(2023)Scalar OptimizationEngineering a Compiler10.1016/B978-0-12-815412-0.00016-4(517-573)Online publication date: 2023
https://doi.org/10.1016/B978-0-12-815412-0.00016-4
(2012)BibliographyEngineering a Compiler10.1016/B978-0-12-088478-0.00024-4(765-785)Online publication date: 2012
https://doi.org/10.1016/B978-0-12-088478-0.00024-4
Show More Cited By

Index Terms

Integrating register allocation and instruction scheduling for RISCs
1. Computer systems organization
  1. Architectures
    1. Other architectures
    2. Serial architectures
2. Software and its engineering
  1. Software notations and tools
    1. Compilers
      1. Source code generation
  2. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Process management
        Scheduling

Recommendations

Fast, frequency-based, integrated register allocation and instruction scheduling

Instruction scheduling and register allocation are two of the most important optimization phases in modern compilers as they have a significant impact on the quality of the generated code. Unfortunately, the objectives of these two optimizations are in ...
Cooperative register allocation and instruction scheduling
Evaluating Register Allocation and Instruction Scheduling Techniques in Out-Of-Order Issue Processors
PACT '99: Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques

The phase ordering of register allocation and instruction scheduling in a compiler and their integration have been well studied for in-order issue and VLIW processors. In this paper we study this problem in the context of out-of-order issue processors. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ACM SIGPLAN Notices Volume 26, Issue 4

Special issue of a journal and a proceedings

Apr. 1991

305 pages

ISSN:0362-1340

EISSN:1558-1160

DOI:10.1145/106973

Editor:
David A. Patterson
Univ. of California, Berkeley

Issue’s Table of Contents

ASPLOS IV: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems
April 1991
320 pages
ISBN:0897913809
DOI:10.1145/106972
Chairman:
David A. Patterson
Univ. of California, Berkeley
,
General Chair:
Bob Rau

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1991

Published in SIGPLAN Volume 26, Issue 4

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

102
Total Citations
View Citations
1,290
Total Downloads

Downloads (Last 12 months)159
Downloads (Last 6 weeks)18

Reflects downloads up to 17 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

(2023)BibliographyEngineering a Compiler10.1016/B978-0-12-815412-0.00023-1(793-813)Online publication date: 2023
Cooper KTorczon L(2023)Scalar OptimizationEngineering a Compiler10.1016/B978-0-12-815412-0.00016-4(517-573)Online publication date: 2023
(2012)BibliographyEngineering a Compiler10.1016/B978-0-12-088478-0.00024-4(765-785)Online publication date: 2012
Govindarajan R(2009)Instruction SchedulingThe Compiler Design Handbook10.1201/9781420043839.ch19(19-1-19-57)Online publication date: 7-Dec-2009
Cutcutache IWong W(2007)Fast, frequency‐based, integrated register allocation and instruction schedulingSoftware: Practice and Experience10.1002/spe.86038:11(1105-1126)Online publication date: 6-Nov-2007
Cooper KTorczon L(2003)Engineering a CompilerundefinedOnline publication date: 11-Dec-2003
Touati S(2001)Register Saturation in Superscalar and VLIW CodesCompiler Construction10.1007/3-540-45306-7_15(213-228)Online publication date: 23-Mar-2001
Lozano RSchulte C(2019)Survey on Combinatorial Register Allocation and Instruction SchedulingACM Computing Surveys10.1145/320092052:3(1-50)Online publication date: 18-Jun-2019
Tran KCarlson TKoukos KSjalander MSpiliopoulos VKaxiras SJimborean A(2018)Static Instruction Scheduling for High Performance on Limited HardwareIEEE Transactions on Computers10.1109/TC.2017.276964167:4(513-527)Online publication date: 1-Apr-2018
Tran KCarlson TKoukos KSjälander MSpiliopoulos VKaxiras SJimborean AReddi VSmith ATang L(2017)Clairvoyance: look-ahead compile-time schedulingProceedings of the 2017 International Symposium on Code Generation and Optimization10.5555/3049832.3049852(171-184)Online publication date: 4-Feb-2017
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

References

Cited By

Index Terms

Recommendations

Fast, frequency-based, integrated register allocation and instruction scheduling

Cooperative register allocation and instruction scheduling

Evaluating Register Allocation and Instruction Scheduling Techniques in Out-Of-Order Issue Processors

Comments

Information

Published In

Publisher

Publication History

Check for updates

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations