[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

WO2002011284A1 - Circuit integre a semi-conducteurs - Google Patents

Circuit integre a semi-conducteurs Download PDF

Info

Publication number
WO2002011284A1
WO2002011284A1 PCT/JP2001/006204 JP0106204W WO0211284A1 WO 2002011284 A1 WO2002011284 A1 WO 2002011284A1 JP 0106204 W JP0106204 W JP 0106204W WO 0211284 A1 WO0211284 A1 WO 0211284A1
Authority
WO
WIPO (PCT)
Prior art keywords
clock signals
circuits
integrated circuit
semiconductor integrated
interconnections
Prior art date
Application number
PCT/JP2001/006204
Other languages
English (en)
French (fr)
Inventor
Junichi Okamura
Original Assignee
Thine Electronics, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thine Electronics, Inc. filed Critical Thine Electronics, Inc.
Priority to US10/333,010 priority Critical patent/US20040090828A1/en
Priority to KR1020037000996A priority patent/KR100706041B1/ko
Publication of WO2002011284A1 publication Critical patent/WO2002011284A1/ja
Priority to US11/008,957 priority patent/US7158441B2/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
    • H03K3/0231—Astable circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • H03K3/0322—Ring oscillators with differential cells

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Manipulation Of Pulses (AREA)
PCT/JP2001/006204 2000-07-27 2001-07-18 Circuit integre a semi-conducteurs WO2002011284A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/333,010 US20040090828A1 (en) 2000-07-27 2001-07-18 Semiconductor integrated circuit
KR1020037000996A KR100706041B1 (ko) 2000-07-27 2001-07-18 다상 클럭 발진회로
US11/008,957 US7158441B2 (en) 2000-07-27 2004-12-13 Semiconductor integrated circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000-226825 2000-07-27
JP2000226825A JP3615692B2 (ja) 2000-07-27 2000-07-27 多相クロック発振回路

Publications (1)

Publication Number Publication Date
WO2002011284A1 true WO2002011284A1 (fr) 2002-02-07

Family

ID=18720372

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2001/006204 WO2002011284A1 (fr) 2000-07-27 2001-07-18 Circuit integre a semi-conducteurs

Country Status (6)

Country Link
US (2) US20040090828A1 (ja)
JP (1) JP3615692B2 (ja)
KR (1) KR100706041B1 (ja)
CN (1) CN1252922C (ja)
TW (1) TW498539B (ja)
WO (1) WO2002011284A1 (ja)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080043545A1 (en) * 2004-04-29 2008-02-21 Jan Vink Multiple Data Rate Ram Memory Controller
WO2008149981A1 (ja) 2007-06-08 2008-12-11 Nec Corporation 変調装置及びパルス波生成装置
JP2009021870A (ja) * 2007-07-12 2009-01-29 Sony Corp 信号生成装置、フィルタ装置、信号生成方法およびフィルタ方法
CN102265349B (zh) * 2008-11-05 2014-06-18 奈克斯特生物测定学公司 用于降低电路复杂度的非二进制解码器架构以及控制信号逻辑
WO2017185072A1 (en) 2016-04-22 2017-10-26 Kandou Labs, S.A. High performance phase locked loop
US10193716B2 (en) 2016-04-28 2019-01-29 Kandou Labs, S.A. Clock data recovery with decision feedback equalization
US10411922B2 (en) 2016-09-16 2019-09-10 Kandou Labs, S.A. Data-driven phase detector element for phase locked loops
CN115333530A (zh) 2017-05-22 2022-11-11 康杜实验室公司 多模式数据驱动型时钟恢复方法和装置
US10554380B2 (en) 2018-01-26 2020-02-04 Kandou Labs, S.A. Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation
EP3807996B1 (en) 2018-06-12 2022-07-06 Kandou Labs SA Low latency combined clock data recovery logic network and charge pump circuit
US10958251B2 (en) 2019-04-08 2021-03-23 Kandou Labs, S.A. Multiple adjacent slicewise layout of voltage-controlled oscillator
US11463092B1 (en) 2021-04-01 2022-10-04 Kanou Labs Sa Clock and data recovery lock detection circuit for verifying lock condition in presence of imbalanced early to late vote ratios
US11563605B2 (en) 2021-04-07 2023-01-24 Kandou Labs SA Horizontal centering of sampling point using multiple vertical voltage measurements
US11496282B1 (en) 2021-06-04 2022-11-08 Kandou Labs, S.A. Horizontal centering of sampling point using vertical vernier

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5963822A (ja) * 1982-08-30 1984-04-11 ゼロツクス・コ−ポレ−シヨン 自己校正型クロック及びタイミング信号発生器
JPH06152347A (ja) * 1992-11-13 1994-05-31 Nec Corp 多相クロック生成回路
JPH11150446A (ja) * 1997-08-23 1999-06-02 Koninkl Philips Electron Nv リング発振器

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0739240B2 (ja) * 1992-05-06 1995-05-01 雅子 山上 発光装飾織物
US5596302A (en) * 1996-01-17 1997-01-21 Lucent Technologies Inc. Ring oscillator using even numbers of differential stages with current mirrors
US5668505A (en) * 1996-03-13 1997-09-16 Symbol Technologies, Inc. Ring oscillator having two rings whose outputs are combined
US5777567A (en) * 1996-06-14 1998-07-07 Sun Microsystems, Inc. System and method for serial to parallel data conversion using delay line
US6152347A (en) * 1998-01-30 2000-11-28 Acco Brands, Inc. Vertical Stapler
US6426662B1 (en) * 2001-11-12 2002-07-30 Pericom Semiconductor Corp. Twisted-ring oscillator and delay line generating multiple phases using differential dividers and comparators to match delays

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5963822A (ja) * 1982-08-30 1984-04-11 ゼロツクス・コ−ポレ−シヨン 自己校正型クロック及びタイミング信号発生器
JPH06152347A (ja) * 1992-11-13 1994-05-31 Nec Corp 多相クロック生成回路
JPH11150446A (ja) * 1997-08-23 1999-06-02 Koninkl Philips Electron Nv リング発振器

Also Published As

Publication number Publication date
CN1252922C (zh) 2006-04-19
US7158441B2 (en) 2007-01-02
US20050104673A1 (en) 2005-05-19
KR20030047994A (ko) 2003-06-18
JP2002043905A (ja) 2002-02-08
US20040090828A1 (en) 2004-05-13
JP3615692B2 (ja) 2005-02-02
CN1444797A (zh) 2003-09-24
KR100706041B1 (ko) 2007-04-11
TW498539B (en) 2002-08-11

Similar Documents

Publication Publication Date Title
WO2002011284A1 (fr) Circuit integre a semi-conducteurs
US6246271B1 (en) Frequency multiplier capable of generating a multiple output without feedback control
US7332976B1 (en) Poly-phase frequency synthesis oscillator
US4761567A (en) Clock scheme for VLSI systems
CA2300346A1 (en) Charge pump circuit having switching circuits for reducing leakage currents
JP2006203908A (ja) マルチモードクロックデータリカバリの方法ならびにその装置
EP0806837A3 (en) Semiconductor integrated circuit operable as a phase-locked loop
TW200733567A (en) Clock generation circuit and method of generating clock signals
EP1156581A3 (en) Frequency multiplier circuit and semiconductor integrated circuit
KR950009450A (ko) 데이타 동기 시스템 및 방법
SE9902629L (sv) Balunkrets
EP1533677B1 (en) Multiple mode clock receiver
US6414517B1 (en) Input buffer circuits with input signal boost capability and methods of operation thereof
US20070258180A1 (en) Noise free implementation of pwm modulator combined with gate driver stage in a single die
EP1333578A3 (en) Interleaved clock signal generator having serial delay and ring counter architecture
US4715052A (en) Frequency divide by N circuit
US6661262B1 (en) Frequency doubling two-phase clock generation circuit
WO2002025818A3 (en) A low jitter high speed cmos to cml clock converter
WO2002037677A3 (en) High speed voltage-controlled ring oscillator
EP0675596A3 (en) Clock driver circuit
EP1087519A3 (en) Switch-type oscillating circuit for providing isolation between first and second oscillating circuits
WO1999018668A3 (en) Integrated circuit
CA2062414A1 (en) A circuit for interconnecting integrated semiconductor circuits
WO2004095704A3 (en) Variable rate sigma delta modulator
KR100679862B1 (ko) 지연고정루프를 이용한 주파수 체배기

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CA CN IL IN KR RU SG US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 10333010

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 1020037000996

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 018133215

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 1020037000996

Country of ref document: KR

122 Ep: pct application non-entry in european phase