JPS586178A - Semiconductor memory unit - Google Patents
Semiconductor memory unitInfo
- Publication number
- JPS586178A JPS586178A JP56104301A JP10430181A JPS586178A JP S586178 A JPS586178 A JP S586178A JP 56104301 A JP56104301 A JP 56104301A JP 10430181 A JP10430181 A JP 10430181A JP S586178 A JPS586178 A JP S586178A
- Authority
- JP
- Japan
- Prior art keywords
- resistance value
- films
- current
- semiconductor memory
- load
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title abstract description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 5
- 239000012212 insulator Substances 0.000 claims abstract 2
- 239000004020 conductor Substances 0.000 claims description 2
- 238000000034 method Methods 0.000 abstract description 2
- 239000000126 substance Substances 0.000 abstract 4
- 239000000463 material Substances 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
【発明の詳細な説明】 本li明は不揮俺性半導体記憶装曾Kllす石。[Detailed description of the invention] This light is a non-volatile semiconductor memory device.
本発明の目的は強誘電体によって多結晶シリコン負荷抵
抗の抵抗値Kll”化させ為事を可能にし、不褌員性O
FIAMを作る事にある。The purpose of the present invention is to make it possible to increase the resistance value of a polycrystalline silicon load resistor by using a ferroelectric material, thereby making it possible to
The purpose is to create FIAM.
以下111によりて説明する。This will be explained below using 111.
館IIIは従来のRAMのセルを示すIl’f%ある。Panel III indicates cells of a conventional RAM.
II() 1 、 2 、 S 、 4 fd M
f −? 7ネAi(01!)ランジヌーでああ、閣
の5.6は多結晶シリーンで形成1れた負荷抵抗を示す
、鎮1図に示すRAMのセルは不揮発性が無く、會た例
えばトランジスタ1がONL、2がOFF Lt場鳩舎
荷抵抗5とトランジスタ1を通して電流が渡れ、逆の場
合も同様に常時電流が流れる為に消費電流が大きくなる
次点を有する。II() 1, 2, S, 4 fd M
f-? 7 Ne Ai (01!) Ranjinu Ah, Cabinet 5.6 shows the load resistance formed by polycrystalline silicon.The RAM cell shown in Figure 1 is non-volatile, When ONL, 2 is OFF, current can pass through the resistor 5 and transistor 1, and in the reverse case, the current always flows, resulting in a large current consumption.
本発明は上記の欠点を除去した亀のでああ、第2図に示
す様にトランジスタ7,8,9.10と負荷抵抗11,
12の結−〇方法は従来のものと皆化ないが、負荷抵抗
11.12上に絶縁膜を介して強誘電体$1314が形
成され電1i15 16のそれぞれ逆の電位によって1
1#電体tJII性が反転する。従って多結晶シリラン
負荷抵抗11,120抵抗値は、一方が増大し電流がほ
とんど線断され。The present invention eliminates the above-mentioned drawbacks, so as shown in FIG.
Although the method of connection 12 is not the same as the conventional method, a ferroelectric material $1314 is formed on the load resistor 11 and 12 through an insulating film, and the electrical potentials 1i, 15 and 16 are reversed to 1.
1# The electric body tJII property is reversed. Therefore, one of the resistance values of the polycrystalline silylan load resistors 11 and 120 increases, and the current is almost cut off.
他方は抵抗値が下がる。上記の構造Kかいて強誘電体の
響性は不揮純性を有するので不揮発性負ム讐としての動
作が可能であり、會たトランジスタ7がO)iした鳩舎
負荷抵抗11の抵抗値は増大しているので消費電流が少
なくなる。On the other hand, the resistance value decreases. According to the above structure K, the ferroelectric material has non-volatile purity, so it can operate as a non-volatile negative resistor, and the resistance value of the pigeonhole load resistor 11 where the transistor 7 is Since the current consumption is increased, the current consumption decreases.
以上述べた様に本発明O亭導体記憶装置は不揮発性RA
Mとして使用で會★・た消費電流を小さ(で!?ゐ。As mentioned above, the O-tei conductor storage device of the present invention has a non-volatile RA.
When used as M, the current consumption is reduced.
tS画の簡単なIt@ 第1mは従来ORA菫のセルを示す■でああ。Simple It@ of tS drawing The 1st m shows the conventional ORA violet cell.
館2図は本発明のRAMの令鳥を示す図である。Figure 2 is a diagram showing a young version of the RAM of the present invention.
1、2. S、 4.7.8.9.10・・菖チャンネ
ルMO!l )ランジヌー
5、4.11.12・・疹結晶シリコン負荷抵抗13.
14・・強誘電体膜
15.14・・電極
以 上
出履人 株式会社 諏訪精工金
代理人 弁曹士 最上 務1, 2. S, 4.7.8.9.10...Iris Channel MO! l) Langinu 5, 4.11.12...Crystalline silicon load resistance 13.
14. Ferroelectric film 15. 14. Electrode and above Author: Suwa Seikokin Co., Ltd. Attorney Tsutomu Mogami
Claims (1)
誘電体膜が形成されている事を41轍とする亭導体記憶
I11舒。The conductor memory I11 is based on the fact that a ferroelectric film is formed on a polycrystalline silicon film, which serves as a load resistance, with an insulator interposed therebetween.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56104301A JPS586178A (en) | 1981-07-02 | 1981-07-02 | Semiconductor memory unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56104301A JPS586178A (en) | 1981-07-02 | 1981-07-02 | Semiconductor memory unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS586178A true JPS586178A (en) | 1983-01-13 |
JPH0247867B2 JPH0247867B2 (en) | 1990-10-23 |
Family
ID=14377095
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56104301A Granted JPS586178A (en) | 1981-07-02 | 1981-07-02 | Semiconductor memory unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS586178A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0227762A (en) * | 1988-07-15 | 1990-01-30 | Toshiba Corp | Semiconductor memory |
JPH06262602A (en) * | 1993-03-10 | 1994-09-20 | Amitec Corp | Blade edge adjusting device for plane stage of woodworking super finishing plane |
KR19980027519A (en) * | 1996-10-16 | 1998-07-15 | 김광호 | Ferroelectric Random Accessor Memory with Thermal Charge Discharge Circuit |
JP2003059259A (en) * | 2001-08-13 | 2003-02-28 | Texas Instr Japan Ltd | Ferroelectric memory |
WO2003085741A1 (en) * | 2002-04-10 | 2003-10-16 | Matsushita Electric Industrial Co., Ltd. | Non-volatile flip-flop |
-
1981
- 1981-07-02 JP JP56104301A patent/JPS586178A/en active Granted
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0227762A (en) * | 1988-07-15 | 1990-01-30 | Toshiba Corp | Semiconductor memory |
JPH06262602A (en) * | 1993-03-10 | 1994-09-20 | Amitec Corp | Blade edge adjusting device for plane stage of woodworking super finishing plane |
KR19980027519A (en) * | 1996-10-16 | 1998-07-15 | 김광호 | Ferroelectric Random Accessor Memory with Thermal Charge Discharge Circuit |
JP2003059259A (en) * | 2001-08-13 | 2003-02-28 | Texas Instr Japan Ltd | Ferroelectric memory |
WO2003085741A1 (en) * | 2002-04-10 | 2003-10-16 | Matsushita Electric Industrial Co., Ltd. | Non-volatile flip-flop |
US7206217B2 (en) | 2002-04-10 | 2007-04-17 | Matsushita Electric Industrial Co., Ltd. | Non-volatile flip flop |
Also Published As
Publication number | Publication date |
---|---|
JPH0247867B2 (en) | 1990-10-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100557491C (en) | Semiconductor devices | |
CN106960663B (en) | Protection circuit and electronic device | |
JPS586178A (en) | Semiconductor memory unit | |
TW556317B (en) | Field effect transistor formed on an insulative substrate and integrated circuit thereof | |
US3671820A (en) | High voltage thin-film transistor | |
JPS584459B2 (en) | flip-flop circuit device | |
JP2002026153A5 (en) | ||
JPS6065571A (en) | Semiconductor device | |
TWI260629B (en) | Programming circuit for a programmable microelectronic device, system including the circuit, and method of forming the same | |
JP2929909B2 (en) | Field-effect transistor | |
JPH0362310B2 (en) | ||
JPS58122695A (en) | Input overvoltage protection circuit | |
JPS62156853A (en) | Mos-type variable capacity circuit | |
JPS56133870A (en) | Mos field effect semiconductor device with high breakdown voltage | |
JPS5760867A (en) | Tunnel effect load resistance device | |
JPWO2021191736A5 (en) | Power storage device | |
JPS5548972A (en) | Insulation gate type electric field effective transistor | |
JPS6139743B2 (en) | ||
JPS61269300A (en) | Analog storage circuit | |
JPS63209097A (en) | Semiconductor nonvolatile ram | |
JPH05267654A (en) | Mos transistor | |
JPS6217851Y2 (en) | ||
JPS6028084Y2 (en) | Current control element | |
JPH01158977U (en) | ||
JPS56155570A (en) | Semiconductor device |