[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

DE3650612D1 - Verfahren zur Planarisierung einer dünnen Al-Schicht - Google Patents

Verfahren zur Planarisierung einer dünnen Al-Schicht

Info

Publication number
DE3650612D1
DE3650612D1 DE3650612T DE3650612T DE3650612D1 DE 3650612 D1 DE3650612 D1 DE 3650612D1 DE 3650612 T DE3650612 T DE 3650612T DE 3650612 T DE3650612 T DE 3650612T DE 3650612 D1 DE3650612 D1 DE 3650612D1
Authority
DE
Germany
Prior art keywords
planarization
thin
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3650612T
Other languages
English (en)
Other versions
DE3650612T2 (de
Inventor
Kazuyoshi Kamoshida
Hiroaki Nakamura
Takao Amazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP60099505A external-priority patent/JPS61261472A/ja
Priority claimed from JP60209741A external-priority patent/JPS6269534A/ja
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Publication of DE3650612D1 publication Critical patent/DE3650612D1/de
Application granted granted Critical
Publication of DE3650612T2 publication Critical patent/DE3650612T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/18, H10D48/04 and H10D48/07, with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/2636—Bombardment with radiation with high-energy radiation for heating, e.g. electron beam heating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/32115—Planarisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684—Smoothing; Planarisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Physical Vapour Deposition (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE3650612T 1985-05-13 1986-05-12 Verfahren zur Planarisierung einer dünnen Al-Schicht Expired - Fee Related DE3650612T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP60099505A JPS61261472A (ja) 1985-05-13 1985-05-13 バイアススパツタ法およびその装置
JP60209741A JPS6269534A (ja) 1985-09-20 1985-09-20 平坦性薄膜の形成方法

Publications (2)

Publication Number Publication Date
DE3650612D1 true DE3650612D1 (de) 1997-05-15
DE3650612T2 DE3650612T2 (de) 1997-08-21

Family

ID=26440635

Family Applications (2)

Application Number Title Priority Date Filing Date
DE3689388T Expired - Fee Related DE3689388T2 (de) 1985-05-13 1986-05-12 Verfahren zur Herstellung einer planierten Dünnschicht aus Aluminium.
DE3650612T Expired - Fee Related DE3650612T2 (de) 1985-05-13 1986-05-12 Verfahren zur Planarisierung einer dünnen Al-Schicht

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE3689388T Expired - Fee Related DE3689388T2 (de) 1985-05-13 1986-05-12 Verfahren zur Herstellung einer planierten Dünnschicht aus Aluminium.

Country Status (5)

Country Link
US (1) US4816126A (de)
EP (2) EP0544648B1 (de)
KR (1) KR900005785B1 (de)
CA (1) CA1247464A (de)
DE (2) DE3689388T2 (de)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2602276B2 (ja) * 1987-06-30 1997-04-23 株式会社日立製作所 スパツタリング方法とその装置
FR2634317A1 (fr) * 1988-07-12 1990-01-19 Philips Nv Procede pour fabriquer un dispositif semiconducteur ayant au moins un niveau de prise de contact a travers des ouvertures de contact de petites dimensions
US5231055A (en) * 1989-01-13 1993-07-27 Texas Instruments Incorporated Method of forming composite interconnect system
US5419822A (en) * 1989-02-28 1995-05-30 Raytheon Company Method for applying a thin adherent layer
US4994162A (en) * 1989-09-29 1991-02-19 Materials Research Corporation Planarization method
JP2758948B2 (ja) * 1989-12-15 1998-05-28 キヤノン株式会社 薄膜形成方法
DE69129081T2 (de) * 1990-01-29 1998-07-02 Varian Associates Gerät und Verfahren zur Niederschlagung durch einen Kollimator
US5108570A (en) * 1990-03-30 1992-04-28 Applied Materials, Inc. Multistep sputtering process for forming aluminum layer over stepped semiconductor wafer
US5011793A (en) * 1990-06-19 1991-04-30 Nihon Shinku Gijutsu Kabushiki Kaisha Vacuum deposition using pressurized reflow process
DE4028776C2 (de) * 1990-07-03 1994-03-10 Samsung Electronics Co Ltd Verfahren zur Bildung einer metallischen Verdrahtungsschicht und Füllen einer Kontaktöffnung in einem Halbleiterbauelement
KR950009939B1 (ko) * 1990-11-30 1995-09-01 가부시끼가이샤 히다찌세이사꾸쇼 박막 형성 방법 및 그에 의해 형성된 반도체 장치
EP0491503A3 (de) * 1990-12-19 1992-07-22 AT&T Corp. Verfahren zur Ablagerung von Metall
US5171412A (en) * 1991-08-23 1992-12-15 Applied Materials, Inc. Material deposition method for integrated circuit manufacturing
US6127730A (en) * 1992-05-26 2000-10-03 Texas Instruments Incorporated Composite metal films for severe topology interconnects
JPH07105441B2 (ja) * 1992-11-30 1995-11-13 日本電気株式会社 半導体装置の製造方法
US5360524A (en) * 1993-04-13 1994-11-01 Rudi Hendel Method for planarization of submicron vias and the manufacture of semiconductor integrated circuits
US5380414A (en) * 1993-06-11 1995-01-10 Applied Materials, Inc. Shield and collimator pasting deposition chamber with a wafer support periodically used as an acceptor
JP3382031B2 (ja) * 1993-11-16 2003-03-04 株式会社東芝 半導体装置の製造方法
US5639357A (en) * 1994-05-12 1997-06-17 Applied Materials Synchronous modulation bias sputter method and apparatus for complete planarization of metal films
KR960015719A (ko) * 1994-10-12 1996-05-22 이온 충돌을 이용하여 반도체 기판상에 평탄한 층을 형성하기 위한 방법 및 장치
KR960026261A (ko) * 1994-12-14 1996-07-22 제임스 조셉 드롱 재 도입형 콘택 홀을 피복시키거나 또는 충진시키기 위한 방법 및 장치
US5807467A (en) * 1996-01-22 1998-09-15 Micron Technology, Inc. In situ preclean in a PVD chamber with a biased substrate configuration
JP3523962B2 (ja) * 1996-05-21 2004-04-26 アネルバ株式会社 スパッタリング装置及びホール内へのスパッタリングによる薄膜作成方法
JP3514408B2 (ja) * 1996-09-12 2004-03-31 キヤノン株式会社 透明導電膜をスパッタ形成する方法
US5961793A (en) * 1996-10-31 1999-10-05 Applied Materials, Inc. Method of reducing generation of particulate matter in a sputtering chamber
TW358964B (en) 1996-11-21 1999-05-21 Applied Materials Inc Method and apparatus for improving sidewall coverage during sputtering in a chamber having an inductively coupled plasma
US6451179B1 (en) 1997-01-30 2002-09-17 Applied Materials, Inc. Method and apparatus for enhancing sidewall coverage during sputtering in a chamber having an inductively coupled plasma
US6605197B1 (en) * 1997-05-13 2003-08-12 Applied Materials, Inc. Method of sputtering copper to fill trenches and vias
US6042700A (en) * 1997-09-15 2000-03-28 Applied Materials, Inc. Adjustment of deposition uniformity in an inductively coupled plasma source
US6023038A (en) * 1997-09-16 2000-02-08 Applied Materials, Inc. Resistive heating of powered coil to reduce transient heating/start up effects multiple loadlock system
US6177350B1 (en) 1998-04-14 2001-01-23 Applied Materials, Inc. Method for forming a multilayered aluminum-comprising structure on a substrate
US6287977B1 (en) 1998-07-31 2001-09-11 Applied Materials, Inc. Method and apparatus for forming improved metal interconnects
JP4458740B2 (ja) * 2002-09-13 2010-04-28 株式会社アルバック バイアススパッタ成膜方法及びバイアススパッタ成膜装置
US20080173538A1 (en) * 2007-01-19 2008-07-24 Kim Sun-Oo Method and apparatus for sputtering
CN105793955B (zh) * 2013-11-06 2019-09-13 应用材料公司 通过dc偏压调制的颗粒产生抑制器

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3451912A (en) * 1966-07-15 1969-06-24 Ibm Schottky-barrier diode formed by sputter-deposition processes
US3661761A (en) * 1969-06-02 1972-05-09 Ibm Rf sputtering apparatus for promoting resputtering of film during deposition
FR2119930B1 (de) * 1970-12-31 1974-08-19 Ibm
US3868723A (en) * 1973-06-29 1975-02-25 Ibm Integrated circuit structure accommodating via holes
US4007103A (en) * 1975-10-14 1977-02-08 Ibm Corporation Planarizing insulative layers by resputtering
US4035276A (en) * 1976-04-29 1977-07-12 Ibm Corporation Making coplanar layers of thin films
GB2023926B (en) * 1978-06-22 1983-03-16 Western Electric Co Conductors for semiconductor devices
DE2937993A1 (de) * 1979-09-20 1981-04-02 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von integrierten mos-halbleiterschaltungen nach der silizium-gate-technologie
JPS56111250A (en) * 1980-02-07 1981-09-02 Chiyou Lsi Gijutsu Kenkyu Kumiai Preparation of semiconductor device
US4336118A (en) * 1980-03-21 1982-06-22 Battelle Memorial Institute Methods for making deposited films with improved microstructures
US4327477A (en) * 1980-07-17 1982-05-04 Hughes Aircraft Co. Electron beam annealing of metal step coverage
US4510173A (en) * 1983-04-25 1985-04-09 Kabushiki Kaisha Toshiba Method for forming flattened film
JPH069199B2 (ja) * 1984-07-18 1994-02-02 株式会社日立製作所 配線構造体およびその製造方法

Also Published As

Publication number Publication date
EP0544648B1 (de) 1997-04-09
KR860009480A (ko) 1986-12-23
DE3689388T2 (de) 1994-05-26
CA1247464A (en) 1988-12-28
EP0202572B1 (de) 1993-12-15
EP0544648A3 (de) 1994-02-16
KR900005785B1 (ko) 1990-08-11
DE3689388D1 (de) 1994-01-27
EP0202572A2 (de) 1986-11-26
EP0544648A2 (de) 1993-06-02
EP0202572A3 (en) 1989-09-27
DE3650612T2 (de) 1997-08-21
US4816126A (en) 1989-03-28

Similar Documents

Publication Publication Date Title
DE3650612D1 (de) Verfahren zur Planarisierung einer dünnen Al-Schicht
AT399421B (de) Verfahren zur ausbildung einer dünnen halbleiterschicht
DE69333176D1 (de) Verfahren zur Herstellung von einer synthetischer Diamantschicht
DE3686092D1 (de) Verfahren zur in-situ-herstellung einer schutzschicht auf photolack fuer plasmaaetzen.
DE3650662D1 (de) Verfahren zur Isolierung von kleinen Inseln
DE3856483D1 (de) Verfahren zur Herstellung von Dünnschichten
DE3582239D1 (de) Verfahren zur oberflaechenbehandlung einer duennen poroesen folie.
DE3673687D1 (de) Verfahren zur herstellung einer glasscheibe mit einer keramischen glasur darauf.
DE3777635D1 (de) Anlage zur bildung einer duennschicht.
DE3856466D1 (de) Verfahren zur gleichzeitigen Mehrfachbeschichtung
PT82747A (de) Verfahren zur herstellung von kristallinen alkalischichtsilikaten
DE3775459D1 (de) Verfahren zur herstellung einer diamantenschicht.
DE69331077D1 (de) Verfahren zur Herstellung einer MOSFET-Struktur mit planarem Oberfläche
DE69006681D1 (de) Verfahren zur Herstellung einer dichten Betonschicht.
DE3852527D1 (de) Verfahren zur Herstellung einer Calciumabhängigen Oxygenase.
DE69227727D1 (de) Verfahren zur Herstellung einer Oxidschicht auf der Oberfläche von rostfreiem Stahl
DE3688096D1 (de) Vorrichtung zur pruefung einer duennen schicht von ueberzugsmaterial.
DE69509594D1 (de) Verfahren zur Herstellung einer Diamantschicht
DE3688193D1 (de) Verfahren zur bildung einer komposit-gekruemmten oberflaeche.
DE69032340D1 (de) Verfahren zur Herstellung einer Halbleiterdünnschicht
DE3669806D1 (de) Verfahren zur herstellung einer raeumlich periodischen halbleiter-schichtenfolge.
DE3580350D1 (de) Verfahren zur herstellung einer frukto-oligosaccharose.
DE68921253D1 (de) Verfahren zur Abscheidung einer dünnen Supraleiterschicht.
DE3752277D1 (de) Verfahren zur Herstellung einer schmelzfesten Metallschicht
DE3876466D1 (de) Verfahren zur kontrolle der bearbeitungsguete einer farbschicht.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee