Transition delay fault simulation with parallel critical path back-tracing and 7-valued algebra
Pages 1130 - 1138
Abstract
A new method is presented for simulating of Transition Delay Faults (TDF) based on the parallel exact critical path tracing for Stuck-at Fault (SAF) analysis and subsequent TDF reasoning. A method is proposed to extend the TDF model, traditionally considered as a class of robustly tested delay faults, to a class of TDFs with extended detection conditions. Three known fault classes of delay fault sensitization are considered: robust, non-robust and functional sensitization of delay faults. Additionally, a new fourth fault class is introduced, called non-robust functionally sensitized delay fault. A novel fault analysis algorithm based on 7-valued algebra is presented, which delivers the fault coverage for all mentioned four types of TDFs.
References
[1]
J.A. Waicukauski, E. Lindbloom, B.K. Rosen, V.S. Iyengar, Transition fault simulation, IEEE Des. Test (1987) 32-38.
[2]
G.L. Smith, Model for delay faults based upon paths, in: Proc. Int. Test Conf., 1985, pp. 342-349.
[3]
R.L. Wadsack, et al., CMOS IC stuck-open fault electrical effects and design considerations, in: Proc. of IEEE ITC, 1989, pp. 423-430.
[4]
I. Pomerantz, M. Reddy, Transition path delay faults: a new path delay fault model for small and large delay defects, IEEE Trans. VLSI Syst., 16 (2008) 98-107.
[5]
I. Pomerantz, Generation of mixed test sets for transition faults, IEEE Trans. VLSI Syst., 20 (2012) 1895-1899.
[6]
P. Gupta, M.S. Hsiao, ALAPTF: a new transition fault model and the ATPG algorithm, in: Proc. of IEEE Int. Test Conf., 2004, pp. 1053-1060.
[7]
N. Jha, S. Gupta, Testing of Digital Systems, Cambridge Univ. Press, Cambridge, UK, 2003.
[8]
I. Pomeranz, S.M. Reddy, Hazard-based detection conditions for improved transition path delay fault coverage, IEEE Trans CAD Integr. Circ. Syst., 29 (2010) 1449-1453.
[9]
I. Pomeranz, S.M. Reddy, Hazard-based detection conditions for improved transition fault coverage of scan-based tests, IEEE Trans. Very Large Scale Syst., 18 (2010) 333-337.
[10]
J.A. Waicukauski, Fault simulation of structured VLSI, VLSI Syst. Des., 6 (1985) 20-32.
[11]
K.J. Antreich, M.H. Schulz, Accelerated fault simulation and fault grading in combinational circuits, IEEE Trans. CAD, 6 (1987) 704-712.
[12]
D.B. Armstrong, A deductive method for simulating faults in circuits, IEEE Trans. Comp., C-21 (1972) 464-471.
[13]
E.G. Ulrich, T. Baker, Concurrent simulator of nearly identical digital networks, IEEE Trans. Comput., 7 (1974) 39-44.
[14]
L. Wu, D.M.H. Walker, A fast algorithm for critical path tracing in VLSI, in: Int. Symp. on Defect and Fault Tolerance in VLSI Systems, 2005, pp. 178-186.
[15]
S. Devadze, J. Raik, A. Jutman, R. Ubar, Fault simulation with parallel critical path tracing for combinational circuits using SSBDDs, in: LATW, 2006, pp.97-102.
[16]
R. Ubar, S. Devadze, J. Raik, A. Jutman, Parallel fault backtracing for calculation of fault coverage, in: 13th ASPDAC, Seoul, Korea, 2008, pp. 667-672.
[17]
R. Ubar, S. Devadze, J. Raik, A. Jutman, Parallel X-Fault simulation with critical path tracing technique, in: IEEE Conf. Design, Automation & Test in Europe - DATE-2010, Dresden, Germany, March 8-12, 2010, pp. 1-6.
[18]
A. Thayse, Boolean Calculus of Differences, Springer Verlag, 1981.
[19]
K.-T. Cheng, H.-C. Chen, Classification and identification of nonrobust untestable path delay faults, IEEE Trans. CAD IC Syst., 15 (1996) 845-853.
[20]
F. Brglez, H. Fujiwara, A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran, in: Proc. of the International Test Conference, 1985, pp. 785-794.
[21]
H.K. Lee, D.S. Ha, SOPRANO: an efficent automatic test pattern generator for stuck-open faults in CMOS combinational circuits, DAC, Orlando, FL, 1990, pp. 660-666.
[22]
F. Brglez, D. Bryan, K. Kominski, Combinational profiles of sequential benchmark circuits, in: Int. Symp. on Circuits and Systems, 1989, pp. 1929-1934.
[23]
F. Corno, M.S. Reorda, G. Squillero, RT-level ITC'99 benchmarks and first ATPG results, Proc. IEEE Des. Test Comput., 17 (2000) 44-53.
- Transition delay fault simulation with parallel critical path back-tracing and 7-valued algebra
Recommendations
Critical Path Tracing Based Simulation of Transition Delay Faults
DSD '14: Proceedings of the 2014 17th Euromicro Conference on Digital System DesignA new method is presented for simulating of transition delay faults (TDF). The main idea of the method is to extend the TDF model, traditionally considered as a class of robustly tested delay faults, to a class of TDFs with extended detection ...
Hazard-based detection conditions for improved transition path delay fault coverage
Transition path delay faults were defined to capture the behavior of both small and large delay defects in a single fault model. The number of detectable transition path delay faults as defined earlier is the same or close to the number of conventional ...
Transition path delay faults: a new path delay fault model for small and large delay defects
We propose a new path delay fault model called the transition path delay fault model. This model addresses the following issue. The path delay fault model captures small extra delays, such that each one by itself will not cause the circuit to fail, but ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Elsevier B.V.
Publisher
Elsevier Science Publishers B. V.
Netherlands
Publication History
Published: 01 November 2015
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 31 Jan 2025