WO2023002643A1 - 撮像素子及び撮像装置 - Google Patents
撮像素子及び撮像装置 Download PDFInfo
- Publication number
- WO2023002643A1 WO2023002643A1 PCT/JP2021/044683 JP2021044683W WO2023002643A1 WO 2023002643 A1 WO2023002643 A1 WO 2023002643A1 JP 2021044683 W JP2021044683 W JP 2021044683W WO 2023002643 A1 WO2023002643 A1 WO 2023002643A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- transistor
- pixel
- gain
- reset
- Prior art date
Links
- 238000003384 imaging method Methods 0.000 title claims abstract description 84
- 239000003990 capacitor Substances 0.000 claims abstract description 31
- 238000006243 chemical reaction Methods 0.000 claims abstract description 16
- 230000003321 amplification Effects 0.000 claims abstract description 11
- 238000003199 nucleic acid amplification method Methods 0.000 claims abstract description 11
- 238000009792 diffusion process Methods 0.000 claims description 34
- 238000012546 transfer Methods 0.000 claims description 18
- 230000009977 dual effect Effects 0.000 claims description 11
- 238000012545 processing Methods 0.000 description 28
- 238000000034 method Methods 0.000 description 8
- 230000000875 corresponding effect Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 229920006395 saturated elastomer Polymers 0.000 description 5
- 230000002194 synthesizing effect Effects 0.000 description 5
- 238000012937 correction Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 241000519995 Stachys sylvatica Species 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000005286 illumination Methods 0.000 description 2
- 238000005070 sampling Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000004397 blinking Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000009738 saturating Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/65—Noise processing, e.g. detecting, correcting, reducing or removing noise applied to reset noise, e.g. KTC noise related to CMOS structures by techniques other than CDS
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/70—Circuitry for compensating brightness variation in the scene
- H04N23/745—Detection of flicker frequency or suppression of flicker wherein the flicker is caused by illumination, e.g. due to fluorescent tube illumination or pulsed LED illumination
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/50—Control of the SSIS exposure
- H04N25/51—Control of the gain
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/50—Control of the SSIS exposure
- H04N25/57—Control of the dynamic range
- H04N25/58—Control of the dynamic range involving two or more exposures
- H04N25/587—Control of the dynamic range involving two or more exposures acquired sequentially, e.g. using the combination of odd and even image fields
- H04N25/589—Control of the dynamic range involving two or more exposures acquired sequentially, e.g. using the combination of odd and even image fields with different integration times, e.g. short and long exposures
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/50—Control of the SSIS exposure
- H04N25/57—Control of the dynamic range
- H04N25/59—Control of the dynamic range by controlling the amount of charge storable in the pixel, e.g. modification of the charge conversion ratio of the floating node capacitance
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/62—Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels
- H04N25/621—Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels for the control of blooming
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/766—Addressed sensors, e.g. MOS or CMOS sensors comprising control or output lines used for a plurality of functions, e.g. for pixel output, driving, reset or power
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/78—Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters
Definitions
- the present invention relates to an imaging device and an imaging device.
- LED flicker is a phenomenon in which an LED light source flickers in an image or appears to be turned off, depending on the timing of the blinking and the exposure time of the imaging device, because the LED light source blinks at a constant frequency at high speed.
- DGC transistor dual gain control transistor
- FIG. 5 is a circuit diagram of a pixel included in a conventional imaging device.
- the pixel 100 shown in FIG. 5 is a so-called 4Tr pixel having four transistors per pixel, a DGC transistor 28, and a large-capacity capacitor 29 capable of storing a large amount of electric charge generated by long-time exposure. It has a structure that
- the charge accumulated in the photodiode 23 is transferred to the first floating diffusion (hereinafter, first FD) 21 by a transfer transistor (hereinafter, TRG transistor) 24 . Even when the TRG transistor 24 is in a non-conducting state, the charge overflowing from the photodiode 23 is transferred to the first FD 21 .
- the TRG transistor 24 Even if the TRG transistor 24 is in a non-conducting state, the charge overflowing from the photodiode 23 is accumulated in the first FD 21 . For this reason, the first FD 21 cannot be reset, which is necessary before the charge is read as a signal.
- the reset level after long-time exposure depends on the subject and the exposure time, making it difficult to keep the signal of the pixel 100 within the range of the AD conversion device.
- the reset is performed before starting the long-time exposure, it takes a long time to read the charge as a signal.
- An object of the present invention is to provide an imaging element and an imaging apparatus capable of obtaining a signal with reduced influence of noise.
- An aspect of the present invention that solves the above problems is a photodiode that generates charges by photoelectric conversion, a first floating diffusion that converts the charges into a potential corresponding to the amount of the charges, and a second floating diffusion, a transfer transistor that transfers the charge of the photodiode to the first floating diffusion; an amplification transistor that generates a pixel signal corresponding to the potential converted by the first floating diffusion; a dual gain control transistor disposed between the second floating diffusions for switching a conversion gain between high gain and low gain when converting charges into pixel signals; and a capacitor connected to the second floating diffusions.
- an overflow gate transistor arranged between the photodiode and the second floating diffusion, and a reset transistor for resetting voltages of the first floating diffusion, the second floating diffusion, the photodiode, and the capacitor. and is capable of a series of imaging operations consisting of shutter operation, exposure, and reading of pixel signals, wherein the transfer transistor and the overflow gate transistor overflow the photodiode during exposure in a non-conducting state.
- the charge is set to flow into the second floating diffusion and the capacitor, and in the reading operation of the imaging operation, resetting is performed by the reset transistor while the gain is switched to high by the dual gain control transistor.
- the pixel signal is read to obtain a high-gain reset signal, and after that, the transfer transistor is turned on, the pixel signal is read to obtain a high-gain signal, and the difference between the high-gain signal and the high-gain reset signal is An imaging device characterized by outputting a certain first signal.
- a second aspect of the present invention is the imaging device according to the first aspect, wherein in the reading operation of the imaging operation, after reading the first signal, the gain is switched to a lower gain by the dual gain control transistor. state, after the transfer transistor is turned on, the pixel signal is read to obtain a low gain signal, and after that, after being reset by the reset transistor, the pixel signal is read to obtain a low gain reset signal, and the low gain signal is obtained. and the low gain reset signal to output a second signal.
- the dual gain control transistor in a reading operation in an imaging operation in which the exposure time is shorter than that in the imaging operation, the dual gain control transistor provides a high gain.
- the pixel signal is read out as a short-time reset signal after being reset by the reset transistor, and then the pixel signal is read out as a short-time signal after the transfer transistor is turned on, and
- the imaging device is characterized by outputting a third signal that is a difference between a short-time signal and the short-time reset signal.
- a fourth aspect of the present invention is the imaging device according to any one of the first to third aspects, wherein the capacitor is connected to a row selection signal, and the row selection signal is connected to the first row selection signal during exposure.
- the image pickup device is characterized in that the potential and the second potential can be set differently at the time of readout.
- a fifth aspect of the present invention is the imaging device according to any one of the first to fourth aspects, wherein the overflow gate transistor is turned on only when resetting, or is kept in a non-conducting state at all times to perform an imaging operation. It is in the image sensor that is characterized.
- a sixth aspect of the present invention is the imaging device according to any one of the first to fifth aspects, wherein the photodiode, the transfer transistor, the overflow gate transistor, the dual gain control transistor, and the second
- the imaging device is characterized in that each pixel has a floating diffusion, and the first floating diffusion, the reset transistor, the amplification transistor, and the row selection transistor for row selection are shared by a plurality of adjacent pixels.
- a seventh aspect of the present invention is an imaging device comprising the imaging device according to any one of the first to sixth aspects.
- the present invention solves the problems of LED flicker and photodiode saturation, enables pixel sharing, makes it easier to fit the pixel signal within the range of the AD conversion device, and reduces the effects of noise.
- An imaging device and an imaging device are provided that can obtain
- FIG. 2 is a block diagram showing the configuration of an imaging element according to Embodiment 1;
- FIG. 2 is a circuit diagram showing the configuration of a pixel according to Embodiment 1;
- FIG. 4 is a timing chart of the imaging element according to Embodiment 1;
- 2 is a circuit diagram showing the configuration of a pixel-sharing pixel according to the first embodiment;
- FIG. It is a circuit diagram showing the configuration of a pixel according to the prior art. 4 is a timing chart of a conventional imaging device;
- FIG. 10 is a circuit diagram showing the configuration of a pixel-sharing pixel according to the prior art;
- the imaging element 10 is an XY addressing CMOS sensor capable of reading pixel signals for each pixel 20 .
- the image sensor 10 includes a pixel array section 11, a row scanning section 12, a column processing section 13, a column scanning section 14, a timing control section 15, a row control line 16, a column signal line 17, and a signal processing section 18. It has In the present embodiment, each section of the imaging device 10 may be mounted on the same substrate, or a portion such as the signal processing section 18 may be mounted on another substrate.
- the pixel array section 11 has a configuration in which a large number of pixels 20 are two-dimensionally arranged in a matrix. An analog signal output from the pixel 20 is called a pixel signal. A detailed configuration of the pixel 20 will be described later.
- a row control line 16 is wired for each row and a column signal line 17 is wired for each column to a plurality of pixels 20 arranged in rows and columns.
- the row control lines 16 transmit drive signals for driving when reading pixel signals from the pixels 20 .
- the row scanning unit 12 is composed of a shift register, an address decoder, and the like, and drives each pixel row by row.
- a pixel signal output from each pixel 20 in a row selected by the row scanning unit 12 is input to the column processing unit 13 through each column signal line 17 for each column.
- the column processing unit 13 performs various processes such as correlated double sampling (CDS) and double data sampling (DDS) on pixel signals. Further, the column processing unit 13 has an analog-digital conversion function to convert analog pixel signals into digital pixel signals.
- CDS correlated double sampling
- DDS double data sampling
- the column scanning unit 14 is composed of a shift register, an address decoder, etc., and sequentially selects unit circuits corresponding to the columns of the pixels 20 of the column processing unit 13 . By selective scanning by the column scanning unit 14, pixel signals that have undergone signal processing for each unit circuit in the column processing unit 13 are sequentially output.
- the timing control unit 15 generates a clock signal, a control signal, and the like that serve as a reference for operations of the row scanning unit 12, the column processing unit 13, and the column scanning unit 14, and controls the row scanning unit 12, the column processing unit 13, and the column scanning unit. 14 or the like is controlled by applying a clock signal, a control signal, or the like.
- the signal processing unit 18 performs signal processing on pixel signals output from the column processing unit 13 .
- Examples of signal processing include various image processing such as black level correction, digital pixel signal buffering, variation correction, and color tone correction. Further, the signal processing unit 18 may convert N-bit parallel pixel signals into serial pixel signals and output them to the outside.
- the pixel 20 includes a photodiode 23, a transfer transistor (hereinafter referred to as a TRG transistor) 24, a first floating diffusion 21 (hereinafter referred to as a first FD21), a second floating diffusion 22 (hereinafter referred to as a second FD22), an amplification transistor 25, A row selection transistor (hereinafter referred to as SEL transistor) 26 , a reset transistor (hereinafter referred to as RST transistor) 27 , a DGC transistor 28 , a capacitor 29 and an overflow gate transistor (hereinafter referred to as OFG transistor) 30 are provided.
- SEL transistor row selection transistor
- RST transistor reset transistor
- OFG transistor overflow gate transistor
- the photodiode 23 is an element that accumulates electrons according to the amount of light.
- the charge accumulated in the photodiode 23 is transferred to the first FD 21 by the TRG transistor 24 . Further, when the photodiode 23 is saturated with electric charges and overflows, the overflowed electric charges are transferred to the second FD 22 even if the OFG transistor 30 is in a non-conducting state.
- the first FD 21 and the second FD 22 convert the charge transferred from the photodiode 23 into a voltage signal and output it.
- the first FD 21 is arranged between the TRG transistor 24 and the amplification transistor 25 .
- An RST transistor 27 and a DGC transistor 28 are connected to the first FD 21 .
- the second FD 22 is arranged between the DGC transistor 28 and the capacitor 29 .
- An OFG transistor 30 is connected to the second FD 22 .
- the TRG transistor 24 is arranged between the photodiode 23 and the first FD 21 .
- the TRG transistor 24 transfers electrons from the photodiode 23 to the first FD 21 when the gate is turned on.
- the RST transistor 27 is arranged between the power supply voltage VDD and the first FD 21 .
- the RST transistor 27 becomes conductive when the reset signal RST is turned ON, and the potential of the first FD 21 is reset to the power supply voltage VDD.
- the first FD 21 is connected to the gate of the amplification transistor 25, and the power supply voltage VDD and the SEL transistor 26 are connected to the drain and source.
- the amplification transistor 25 outputs a pixel signal corresponding to the amount of charge transferred to the first FD 21 to the SEL transistor 26 .
- the SEL transistor 26 is a transistor for setting the pixels 20 in a row to a selected state.
- the SEL transistor 26 is turned on (conducting state) by the row selection signal SEL input from the row scanning unit 12 , and transmits the pixel signal output from the amplification transistor 25 to the column signal line 17 .
- the DGC transistor 28 is connected between the first FD21 and the second FD22.
- the DGC transistor 28 switches the conversion gain when converting the charge into the voltage signal in the first FD 21 between high gain and low gain.
- LCG low conversion gain
- HCG high conversion gain
- the capacitor 29 is connected to the second FD 22 and the row selection signal SEL (floating diffusion control; denoted as FDC in FIG. 2).
- the capacitance of the capacitor 29 is set to such an extent that it can store a large amount of charge generated in the photodiode 23 due to long-time exposure as will be described later.
- the potential V2 of the FDC is preferably set so that the potential difference between the second FD 22 and the ground (GND) is as small as possible except when reading pixel signals, which will be described later.
- the potential difference may be adjustable or fixed.
- the OFG transistor 30 branches from between the photodiode 23 and the TRG transistor 24 and is connected to the second FD 22 . Even when the OFG transistor 30 is in a non-conducting state and the TRG transistor 24 is in a non-conducting state, the charge overflowing from the photodiode 23 flows into the second FD 22 via the OFG transistor 30. It's like The OFF state of the OFG transistor 30 means that the potential V1 applied to the gate is set so that the charge overflowing from the photodiode 23 as described above can flow into the second FD 22 via the OFG transistor 30. It refers to the state of being The gate of the OFG transistor may be fixed at potential V1.
- FIG. 3 is a timing chart for explaining the operation of pixels.
- the LED timing in the upper part of the figure represents the time during which the LED light source is ON (lighting) in the white portion and OFF (disappearing) in the gray portion.
- the LED light source is turned on for a certain period of time every 1/100th of a second and then turned off.
- SEL is a row selection signal applied to the SEL transistor 26 .
- TRG is the signal applied to the TRG transistor 24 .
- DGC is the signal applied to the DGC transistor 28 .
- RST is the signal applied to the RST transistor 27 .
- OFG is the signal applied to OFG transistor 30 . For any signal, ON indicates a conducting state, and OFF indicates a non-conducting state. These signals are input to each transistor by the timing control section 15 . Also, FDC represents that potential.
- a series of operations including shutter operation, exposure, and reading of pixel signals is called an imaging operation
- the first imaging operation and the second imaging operation can be performed depending on the length of the exposure time. It's becoming The exposure time is relatively long in the first imaging operation, and the exposure time is relatively short in the second imaging operation.
- the first imaging operation will be explained.
- a shutter operation is performed (time T0). Specifically, in shutter operation, the TRG transistor 24, the DGC transistor 28, the RST transistor 27, and the OFG transistor 30 are all turned ON. All charges accumulated in the photodiode 23, the first FD 21, the second FD 22, and the capacitor 29 are reset by the shutter operation.
- the FDC is turned off during exposure, that is, from the reset operation to the start of the reading operation.
- the potential V2 when the FDC is OFF is set so that the potential difference between the second FD22 and GND is as small as possible. At least the potential V2 is lower than the potential when the row selection signal SEL is ON.
- the potential difference between the second FD 22 and GND can be reduced by reducing the potential V2 of the FDC. As a result, it is possible to reduce the leakage current and suppress the occurrence of white spots in the pixel signal.
- the exposure is set to a long exposure of, for example, 1/100s or more. If such a long exposure is employed, the normal photodiode 23 is easily saturated. As described above, the charge overflowing from the photodiode 23 is designed to flow into the capacitor 29 via the second FD 22 even when the OFG transistor 30 is not selected.
- time T1-T5 an operation of reading out the charge of the photodiode 23 is performed (time T1-T5). Specifically, first, at time T1, the SEL transistor 26 and the RST transistor 27 are turned on. Also, the FDC is turned ON during the read operation. By turning on the RST transistor 27, the first FD 21 is reset.
- HCG_rst a high-gain reset signal described in the claims.
- HCG_rst a high-gain reset signal described in the claims.
- HCG_rst is sent to the column processor 13 via the column signal line 17 and read by the column processor 13 . Since reading of pixel signals by the column processing unit 13 is well known, detailed description thereof will be omitted.
- HCG_signal, LCG_rst, LCG_signal, Short_signal, and Short_rst which will be described later, are also read in the same manner as HCG_rst.
- the TRG transistor 24 is turned ON. Thereby, the charge of the photodiode 23 is transferred to the first FD 21 . Then, at time T3 when the TRG transistor 24 is turned off, the pixel signal is read. This pixel signal is also called HCG_signal (a high gain signal described in the claims).
- HCG_signal-HCG_rst is hereinafter referred to as the first signal.
- the first signal represents a pixel signal obtained by converting the amount of charge in the photodiode 23 at the time of readout (time T1) into the HCG state. Also, the process of obtaining the first signal from HCG_signal and HCG_rst is performed by the column processing unit 13, but since it is a known configuration, detailed description thereof will be omitted.
- the TRG transistor 24 and the DGC transistor 28 are turned ON.
- the first FD 21, the second FD 22, the photodiode 23, and the capacitor 29 become conductive. All charges stored in them are converted into pixel signals.
- the pixel signal is read at time T4 after the TRG transistor 24 is turned off. This pixel signal is converted from charge to signal in the LCG state, and is hereinafter also referred to as LCG_signal (a low gain signal described in the claims).
- LCG_rst a low gain reset signal described in the claims.
- LCG_signal-LCG_rst is hereinafter referred to as the second signal.
- a second signal represents a pixel signal obtained by converting the amount of charge in the first FD 21, the second FD 22, the photodiode 23, and the capacitor 29 in the LCG state. Also, the process of obtaining the second signal from LCG_signal and LCG_rst is performed by the column processing unit 13, but since it is a known configuration, detailed description thereof will be omitted.
- Short-time exposure is performed for a time shorter than 1/100 second, for example.
- the DGC transistor 28 is turned off after the long exposure. Further, FDC is maintained at the potential V2 in the short-time exposure.
- a shutter operation is performed (time T6). Specifically, in shutter operation, the TRG transistor 24, the RST transistor 27, the OFG transistor 30, and the DGC transistor 28 are all turned ON. All charges accumulated in the photodiode 23, the first FD 21, the second FD 22, and the capacitor 29 are reset by the shutter operation.
- the TRG transistor 24, RST transistor 27, OFG transistor 30, and DGC transistor 28 are turned off, and exposure is started. This exposure is continued until the TRG transistor 24 is turned on during the reading operation. During exposure, electric charges corresponding to the amount of light accumulate in the photodiode 23 .
- time T7-T9 the charge reading operation of the photodiode 23 is performed (time T7-T9). Specifically, first, at time T7, the SEL transistor 26 and the RST transistor 27 are turned on. By turning on the RST transistor 27, the first FD 21 is reset.
- This pixel signal is a pixel signal when the DGC transistor 28 is in the OFF state, that is, in the HCG state, and is hereinafter also referred to as Short_rst (a short-time reset signal described in the claims).
- Short_signal a short-time signal described in claims.
- Short_signal-Short_rst is hereinafter referred to as the third signal.
- This third signal represents a pixel signal in which the amount of charge that was in the photodiode 23 during the short exposure was converted to the HCG state. Further, the process of obtaining the third signal from Short_signal and Short_rst is performed by the column processing unit 13, but since it is a known configuration, detailed description thereof will be omitted.
- the imaging device 10 can output a signal that is not saturated even with long-time exposure and that has LED flicker suppressed. can. Further, by synthesizing the first to third signals, it is possible to suppress LED flicker and form an image with a high dynamic range. Synthesis of these 1st to 3rd signals is performed by the signal processing unit 18, and since it can be performed by a known method, detailed description thereof will be omitted.
- FIG. 4 shows an example of pixel sharing in which floating diffusions of four adjacent pixels are shared.
- the photodiode 23, TRG transistor 24, DGC transistor 28, OFG transistor 30, second FD 22, and capacitor 29 constitute the pixel 20A.
- four pixels 20A are configured.
- the charge overflowing from each photodiode 23 during exposure flows into the second FD 22 and the capacitor 29 held by each pixel 20A. There is no mixing of charges.
- separate signals for the four pixels 20A may be used, or a common signal for the four pixels may be used to reduce wiring.
- OFG separate signals may be used for the four pixels 20A, a signal common to the four pixels may be used to reduce the number of wirings, or a fixed potential common to the four pixels may be used. Readout of shared pixels can be performed by a known method, so detailed description thereof will be omitted.
- FIGS. 5 and 6 for comparison with the image sensor 10 of the present embodiment described above.
- the same reference numerals are given to the same pixels as the pixels 20 of the image sensor 10, and overlapping descriptions are omitted.
- the conventional pixel 100 is different from the imaging element 10 of this embodiment in that it does not include the OFG transistor 30 . Further, as described in the prior art, even when the TRG transistor 24 is in a non-conducting state, the charge overflowing from the photodiode 23 is transferred to the first FD 21 . Therefore, in the conventional pixel 100 , the charge overflowing the photodiode 23 also flows into the first FD 21 through the TRG transistor 24 and further into the second FD 22 and capacitor 29 through the DGC transistor 28 .
- FIG. 6 is a timing chart showing the operation of the conventional pixel 100.
- FIG. The shutter operation at time T0 is the same as that of the image pickup device 10 of the present embodiment, so redundant description will be omitted.
- pixel signals are read from time T1 to T5.
- the imaging element 10 of the present embodiment turns on the RST transistor 27 between time T1 and time T2 (see FIG. 3), but the conventional pixel 100 turns on the RST transistor 27 between time T1 and time T2. I can't.
- the reason why the RST transistor 27 cannot be turned ON is as follows.
- the photodiode 23 may become saturated.
- the TRG transistor 24 is configured to transfer charges overflowing from the photodiode 23 to the first FD 21 .
- the first FD 21 stores electric charges that must be converted into pixel signals, and therefore cannot be reset.
- the first FD 21 cannot be reset before reading HCG_rst and HCG_signal. Therefore, the reset level after long-time exposure depends on the subject and the exposure time, making it difficult to keep the pixel signal of the pixel 20 within the AD conversion range. In addition, since the time from resetting the first FD 21 at time T0 to time T3 at which HCG_rst and HCG_signal are read becomes longer, noise in HCG_rst and HCG_signal worsens.
- the first FD 21 cannot be reset when reading pixel signals (see time T1 to time T2 in FIG. 6).
- the OFG transistor 30 transfers the charge overflowing from the photodiode 23 to the second FD 22 instead of the first FD 21 . Since the overflowed charges are accumulated in the second FD 22 and the capacitor 29, the first FD 21 can be reset.
- the first signal is converted from charges in the HCG state to pixel signals during long-time exposure.
- the image is taken with higher quality.
- the imaging device 10 of the present embodiment reads the second signal after reading the first signal.
- a second signal is obtained from the LCG state, ie all the charges in the photodiode 23 , the first FD 21 , the second FD 22 and the capacitor 29 .
- the imaging device 10 by synthesizing the first signal and the second signal, it is possible to suppress LED flicker and obtain an image that is not saturated even with long-time exposure.
- the imaging device 10 of the present embodiment reads out the third signal exposed for a short time by the second imaging operation.
- the third signal is a short exposure and was obtained in the HCG state. Therefore, according to such an image sensor 10, by synthesizing the first signal, the second signal, and the third signal, LED flicker is suppressed, saturation does not occur even with long-time exposure, and high A dynamic range image can be obtained.
- the capacitor 29 is connected to a row selection signal (FDC), and the row selection signal has a first potential (V2 (OFF) in FIG. 3) during exposure and a second potential during readout.
- the potential (ON in FIG. 3) can be set differently.
- the potential is set to V2, which is lower than the ON potential of the row selection signal.
- the OFG transistor 30 may be turned ON when reset, or may be turned OFF all the time. As a result, the power consumption of the OFG transistor 30 can be suppressed and the number of signal lines in the horizontal direction can be reduced.
- the image sensor 10 of this embodiment can share pixels as shown in FIG. 4, and the number of elements per pixel can be reduced. Miniaturization is possible.
- the imaging device 10 as described above is mounted on an imaging device, although not shown.
- imaging devices include cameras that capture moving images or still images, smartphones with camera functions, and the like.
- an image pickup device includes an optical system for causing light to enter the image pickup device 10, a memory for storing pixel signals, the signal processing unit 18 shown in FIG. 1, an output unit, a control unit, and the like. I have.
- the optical system includes, for example, a zoom lens, a focus lens, an aperture, etc., and allows external light to enter the imaging device 10 .
- the memory temporarily stores pixel signals output by the imaging element 10 .
- the signal processing unit 18 performs signal processing using the pixel signals stored in the memory, such as noise removal and white balance adjustment, to form image data. Further, the signal processing unit 18 forms image data by synthesizing the first to third pixels.
- the output unit includes a display for displaying image data processed by the signal processing unit 18, communication means for sending image data to a communicable device other than the imaging device, semiconductor memory, magnetic disk, and the like. An interface for transferring image data to a recording medium.
- the control unit controls the above-described optical system and imaging device, controls the signal processing unit 18, and controls output to the output unit.
- the imaging device it is easy to keep the pixel signal within the AD conversion range, and the noise of the first signal (HCG_rst and HCG_signal) can be reduced.
- the OFG transistor 30 is turned ON during shutter operation, and turned OFF otherwise.
- the signal applied to the OFG transistor 30 may be variable in this way, it is not limited to this, and may be fixed at the potential V1.
- capacitor 29 is connected to the row selection signal, but the configuration is not limited to this.
- capacitor 29 may be connected to power supply voltage VDD.
- the imaging element 10 of Embodiment 1 performs the first imaging operation and the second imaging operation, it is not limited to such operations. For example, only the first imaging operation of long-time exposure may be performed without performing the second imaging operation of short-time exposure.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Abstract
Description
図1に示すように、本実施形態に係る撮像素子10は、画素20ごとに画素信号を読み出し可能なXYアドレス方式のCMOSセンサーである。具体的には、撮像素子10は、画素アレイ部11、行走査部12、カラム処理部13、列走査部14、タイミング制御部15、行制御線16、列信号線17、及び信号処理部18を備えている。本実施形態では撮像素子10の各部は同じ基板上に搭載されていてもよいし、信号処理部18など一部は別基板上に搭載されていてもよい。
以上、本発明の各実施形態について説明したが、本発明の基本的な構成は上述したものに限定されるものではない。
Claims (7)
- 光電変換により電荷を生成するフォトダイオードと、
前記電荷を当該電荷の量に応じた電位に変換する第1のフローティングディフュージョン、及び第2のフローティングディフュージョンと、
前記フォトダイオードの電荷を前記第1のフローティングディフュージョンに転送する転送トランジスタと、
前記第1のフローティングディフュージョンで変換された電位に応じた画素信号を生成する増幅トランジスタと、
前記第1のフローティングディフュージョン及び前記第2のフローティングディフュージョンの間に配置され、電荷を画素信号に変換する際の変換ゲインを高ゲイン又は低ゲインに切替えるためのデュアルゲインコントロールトランジスタと、
前記第2のフローティングディフュージョンに接続されたキャパシタと、
前記フォトダイオードと前記第2のフローティングディフュージョンの間に配置されたオーバーフローゲートトランジスタと、
前記第1のフローティングディフュージョン、前記第2のフローティングディフュージョン、前記フォトダイオード、及び前記キャパシタの電圧をリセットするリセットトランジスタと、を備え、
シャッター動作、露光、画素信号の読み取りからなる一連の撮像動作が可能であり、
前記転送トランジスタ、及び前記オーバーフローゲートトランジスタは、非導通状態において、露光中に前記フォトダイオードから溢れた電荷が前記第2のフローティングディフュージョン及び前記キャパシタに流れ込むように設定されており、
前記撮像動作の読み取り動作においては、前記デュアルゲインコントロールトランジスタにより高ゲインに切替えた状態で、前記リセットトランジスタによりリセットを行った後に前記画素信号を読み取って高ゲインリセット信号とし、さらにその後に、前記転送トランジスタを導通させた後に前記画素信号を読み取って高ゲイン信号とし、前記高ゲイン信号と前記高ゲインリセット信号の差である第1の信号を出力する
ことを特徴とする撮像素子。 - 請求項1に記載する撮像素子において、
前記撮像動作の読み取り動作においては、前記第1の信号を読み取った後に、前記デュアルゲインコントロールトランジスタにより低いゲインに切替えた状態で、前記転送トランジスタを導通させた後に前記画素信号を読み取って低ゲイン信号とし、さらにその後に、前記リセットトランジスタによりリセットを行った後に画素信号を読み取って低ゲインリセット信号とし、前記低ゲイン信号と前記低ゲインリセット信号の差である第2の信号を出力することを特徴とする撮像素子。 - 請求項1又は請求項2に記載する撮像素子において、
前記撮像動作よりも露光に掛かる時間が短い撮像動作における読み取り動作においては、前記デュアルゲインコントロールトランジスタにより高いゲインに切替えた状態で、前記リセットトランジスタによりリセットを行った後に画素信号を読み取って短時間リセット信号とし、さらにその後に、前記転送トランジスタを導通させた後に前記画素信号を読み取って短時間信号とし、前記短時間信号と前記短時間リセット信号の差である第3の信号を出力する
ことを特徴とする撮像素子。 - 請求項1から請求項3の何れか一項に記載する撮像素子において、
前記キャパシタは、行選択信号に接続され、
前記行選択信号は、露光中に第1の電位、読み出し時に第2の電位を異なった設定にできることを特徴とする撮像素子。 - 請求項1から請求項4の何れか一項に記載する撮像素子において、
前記オーバーフローゲートトランジスタをリセット時のみON、又は常時非導通状態のまま撮像動作を行うことを特徴とする撮像素子。 - 請求項1から請求項5の何れか一項に記載する撮像素子において、
前記フォトダイオード、前記転送トランジスタ、前記オーバーフローゲートトランジスタ、前記デュアルゲインコントロールトランジスタ、前記第2のフローティングディフュージョンを画素ごとに持ち、
前記第1のフローティングディフュージョン、前記リセットトランジスタ、前記増幅トランジスタ、行選択するための行選択トランジスタを複数の隣接画素で共有させたことを特徴とする撮像素子。 - 請求項1から請求項6の何れか一項に記載する撮像素子を備えることを特徴とする撮像装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020247004441A KR20240032969A (ko) | 2021-07-19 | 2021-12-06 | 촬상 소자 및 촬상 장치 |
CN202180100686.XA CN117678233A (zh) | 2021-07-19 | 2021-12-06 | 摄像元件以及摄像装置 |
US18/290,625 US20240334082A1 (en) | 2021-07-19 | 2021-12-06 | Imaging element and imaging device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021-119072 | 2021-07-19 | ||
JP2021119072A JP6967173B1 (ja) | 2021-07-19 | 2021-07-19 | 撮像素子及び撮像装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2023002643A1 true WO2023002643A1 (ja) | 2023-01-26 |
Family
ID=78509575
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2021/044683 WO2023002643A1 (ja) | 2021-07-19 | 2021-12-06 | 撮像素子及び撮像装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US20240334082A1 (ja) |
JP (1) | JP6967173B1 (ja) |
KR (1) | KR20240032969A (ja) |
CN (1) | CN117678233A (ja) |
WO (1) | WO2023002643A1 (ja) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009165186A (ja) * | 2009-04-23 | 2009-07-23 | Tohoku Univ | 光センサおよび固体撮像装置 |
WO2017130728A1 (ja) * | 2016-01-29 | 2017-08-03 | ソニー株式会社 | 固体撮像装置および電子機器 |
US10791292B1 (en) * | 2019-04-30 | 2020-09-29 | Semiconductor Components Industries, Llc | Image sensors having high dynamic range imaging pixels |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6160281A (en) * | 1997-02-28 | 2000-12-12 | Eastman Kodak Company | Active pixel sensor with inter-pixel function sharing |
JP4492250B2 (ja) * | 2004-08-11 | 2010-06-30 | ソニー株式会社 | 固体撮像素子 |
US9843738B2 (en) * | 2015-10-01 | 2017-12-12 | Semiconductor Components Industries, Llc | High dynamic range imaging pixels with improved readout |
-
2021
- 2021-07-19 JP JP2021119072A patent/JP6967173B1/ja active Active
- 2021-12-06 CN CN202180100686.XA patent/CN117678233A/zh active Pending
- 2021-12-06 US US18/290,625 patent/US20240334082A1/en active Pending
- 2021-12-06 KR KR1020247004441A patent/KR20240032969A/ko unknown
- 2021-12-06 WO PCT/JP2021/044683 patent/WO2023002643A1/ja active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009165186A (ja) * | 2009-04-23 | 2009-07-23 | Tohoku Univ | 光センサおよび固体撮像装置 |
WO2017130728A1 (ja) * | 2016-01-29 | 2017-08-03 | ソニー株式会社 | 固体撮像装置および電子機器 |
US10791292B1 (en) * | 2019-04-30 | 2020-09-29 | Semiconductor Components Industries, Llc | Image sensors having high dynamic range imaging pixels |
Also Published As
Publication number | Publication date |
---|---|
US20240334082A1 (en) | 2024-10-03 |
KR20240032969A (ko) | 2024-03-12 |
JP2023014881A (ja) | 2023-01-31 |
JP6967173B1 (ja) | 2021-11-17 |
CN117678233A (zh) | 2024-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7619674B2 (en) | CMOS image sensor with wide dynamic range | |
KR101177140B1 (ko) | 고체 촬상 장치, 고체 촬상 장치의 구동 방법 및 촬상 장치 | |
US20090295971A1 (en) | Solid-state imaging device, imaging device and driving method of solid-state imaging device | |
JP2006197393A (ja) | 固体撮像装置、カメラ、及び固体撮像装置の駆動方法 | |
JP2008167004A (ja) | 固体撮像装置、固体撮像装置の駆動方法および撮像装置 | |
JP6413401B2 (ja) | 固体撮像素子 | |
JP2006333035A (ja) | 固体撮像装置、固体撮像装置の駆動方法および撮像装置 | |
JP2009077381A (ja) | 固体撮像素子 | |
JP5434485B2 (ja) | 固体撮像素子、固体撮像素子の駆動方法、およびカメラシステム | |
JP2006217213A (ja) | 物理情報取得方法および物理情報取得装置 | |
KR20140107212A (ko) | 고체 촬상 소자 및 그 구동 방법, 카메라 시스템 | |
WO2023002643A1 (ja) | 撮像素子及び撮像装置 | |
JP4840992B2 (ja) | 光電変換装置及びその制御方法並びに撮像装置 | |
JP2018198441A (ja) | 固体撮像素子及び撮像装置 | |
JP6825675B2 (ja) | 撮像素子及び撮像装置 | |
JP5672363B2 (ja) | 固体撮像素子およびカメラシステム | |
JP6217338B2 (ja) | 固体撮像素子及び撮像装置 | |
JP5051994B2 (ja) | 固体撮像装置、固体撮像装置の駆動方法および撮像装置 | |
JP2018093301A (ja) | 撮像素子及び撮像素子の制御方法 | |
JP7160129B2 (ja) | 撮像素子および撮像装置 | |
JP7136168B2 (ja) | 撮像素子及び撮像装置 | |
JP6375613B2 (ja) | 固体撮像素子及び撮像装置 | |
JP7439772B2 (ja) | 撮像素子及び撮像装置 | |
JP4654783B2 (ja) | 固体撮像装置、固体撮像装置の駆動方法および撮像装置 | |
JP6798532B2 (ja) | 撮像素子及び撮像装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 202180100686.X Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 18290625 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 20247004441 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020247004441 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21950992 Country of ref document: EP Kind code of ref document: A1 |