WO2014064846A1 - アナログ変換装置およびプログラマブルコントローラシステム - Google Patents
アナログ変換装置およびプログラマブルコントローラシステム Download PDFInfo
- Publication number
- WO2014064846A1 WO2014064846A1 PCT/JP2012/077786 JP2012077786W WO2014064846A1 WO 2014064846 A1 WO2014064846 A1 WO 2014064846A1 JP 2012077786 W JP2012077786 W JP 2012077786W WO 2014064846 A1 WO2014064846 A1 WO 2014064846A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- logging
- read
- storage area
- unit
- logging data
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
- G01D9/00—Recording measured values
- G01D9/005—Solid-state data loggers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0653—Monitoring storage devices or systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Definitions
- the present invention relates to an analog conversion device and a PLC system mounted on a programmable controller (hereinafter referred to as PLC).
- PLC programmable controller
- an A / D conversion unit (A / D conversion device) that converts the analog data value into a digital value is used.
- a / D conversion sampling cycle of the A / D conversion unit that converts the input analog data value into a digital value, and the control cycle (scan time) of the CPU (Central Processing Unit) unit that controls the entire PLC system ) Is asynchronous and the sampling period is often faster. For this reason, when logging A / D conversion values, it is difficult to perform logging without losing all A / D conversion values in the CPU unit.
- Patent Document 1 a technique for storing an A / D conversion value in a shared memory that is an area that is always accessible from the CPU unit without requiring a dedicated process has been proposed (for example, see Patent Document 1). Further, a technique for collecting data in a ring buffer format has been proposed as a continuous data collection method (see, for example, Patent Document 2). Furthermore, a technique for collecting data in a common memory in a ring buffer format has been proposed (see, for example, Patent Document 3).
- a technique for collecting and referring to continuous data a technique for handling the collected data in time series, and a technique for logging A / D conversion values updated at a faster A / D conversion period (sampling period) are proposed.
- the CPU unit monitors the specific shared memory for the logging data stored in the ring buffer configuration in the finite internal memory of the A / D conversion unit, and before the logging data is overwritten, the CPU unit The logging data can be continuously acquired by extracting the logging data to the internal register.
- Patent Document 1 the previous data is overwritten every time data is stored, and it is difficult to collect and refer to continuous data.
- the latest and oldest data cannot be identified in the memory area of the ring buffer structure, and it is difficult to handle the collected data in time series.
- the technique described in Patent Document 3 is for realizing logging synchronized with the control cycle of the CPU unit, and an A / D conversion value updated at a higher A / D conversion sampling cycle. Logging was difficult.
- the present invention has been made in view of the above, and an analog conversion device and a programmable controller capable of acquiring continuous logging data in a faster logging cycle (A / D conversion cycle) without loss of time.
- the purpose is to obtain a system.
- an analog conversion device is attached to a programmable controller and converts an analog value input from the outside into a digital value sequentially.
- a / D conversion means for converting to a value
- an A / D conversion value storage area for storing the converted digital value
- a log storage area for logging the digital value stored in the A / D conversion value storage area
- a first storage means that can be read and accessed from a CPU unit that controls the entire programmable controller, and the log storage area using the digital value stored in the A / D conversion value storage area as logging data.
- Logging execution means to store in the log storage area after the last interrupt request
- a fixed-point logging detection means for monitoring whether or not the number of logging data reaches a predetermined number, and when the number of logging data reaches the predetermined number, an interrupt generation request is issued to the CPU unit.
- Interrupt generating means for performing the processing.
- the fixed point logging detection means monitors the number of logging data stored in the first storage means, and the interrupt generation means interrupts the CPU unit when the number of logging data reaches a predetermined number. Since the generation request is made, it is possible to eliminate time loss and obtain continuous logging data in a faster logging cycle (A / D conversion cycle).
- FIG. 1 is a block diagram schematically showing a configuration of a PLC system including an A / D converter (analog unit).
- FIG. 2 is a diagram illustrating an example of a read-only parameter.
- FIG. 3 is a flowchart showing an example of a procedure of interrupt generation request generation processing by the A / D conversion unit.
- FIG. 4 is a diagram illustrating an example of the read-only parameter.
- FIG. 5 is a flowchart illustrating an example of a procedure of cyclic processing when an interrupt is generated by the CPU unit.
- FIG. 6 is a flowchart illustrating an example of a procedure of cyclic processing when an interrupt is generated by the CPU unit.
- FIG. 7 is a diagram schematically showing the processing order when interrupt processing occurs.
- FIG. 1 is a block diagram schematically showing a configuration of a PLC system including an A / D converter (analog unit).
- the A / D conversion unit 100 is connected to the CPU unit 200 via an inter-unit bus 300, and the A / D conversion unit 100 and the CPU unit 200 constitute a part of a PLC (programmable controller) 1000.
- the PLC 1000 includes a motion controller unit that performs multi-axis position control by controlling a servo amplifier or the like according to the purpose, and a temperature commanded from the CPU unit 200.
- a temperature controller unit or the like that outputs a temperature control signal for heating and cooling so as to reach the temperature is mounted via the inter-unit bus 300.
- units other than the A / D conversion unit 100 and the CPU unit 200 are mounted. Is not mentioned.
- the A / D conversion unit 100 includes an analog data input interface (I / F) 110 that receives an input of an analog data value, and an A / D conversion unit that converts the received analog data value into a digital value (A / D conversion value). 120, an arithmetic unit 130 that controls the entire A / D conversion unit 100, and a shared memory that stores A / D converted digital values as logging data and shares data values with the CPU unit 200 140 and a bus I / F 160 which is a communication interface for communicating with the CPU unit 200 via the inter-unit bus 300.
- the arithmetic unit 130, shared memory 140, and bus I / F 160 are connected by an internal bus.
- an A / D conversion value storage area 141 which is an area for recording an A / D conversion value read by cyclic processing by the CPU unit 200, is secured.
- the interval at which analog data values are sampled and converted into digital values is usually faster than the cycle of cyclic processing. It is difficult to read and log the written A / D conversion value without missing it.
- the above-mentioned A / D conversion value is stored in the shared memory 140 in which the A / D conversion unit 100 can write data at high speed and can be read and accessed without the CPU unit 200 performing complicated communication processing.
- a log storage area 142 which is a recording area for recording the A / D conversion value as the logging data 700, is secured.
- the logging data 700 recorded in the log storage area 142 is read to the peripheral device 400 via the inter-unit bus 300 and the CPU unit 200.
- the log storage area 142 has a ring buffer configuration. That is, in the log storage area 142, the logging data 700 is written in chronological order from the top address. When the write address of the logging data 700 reaches the end, the wraparound is performed and the logging data 700 is overwritten from the top address again.
- FIG. 2 is a diagram illustrating an example of a read-only parameter.
- the read-only parameters are the number of logging reading points that are the number of reading of the logging data 700, the current logging reading pointer that is the address from which the logging data 700 is read, and the previous logging that is the reading start position of the logging data 700 at the previous interrupt.
- a read pointer With this read-only parameter, the interrupt ladder program executed by the CPU unit 200 can be simplified and the execution speed can be increased.
- the calculation unit 130 includes a logging execution unit 131, a fixed point logging detection unit 132, and an interrupt generation unit 133.
- the logging execution unit 131 sequentially writes the A / D converted digital value output from the A / D conversion unit 120 into the log storage area 142 of the ring buffer configuration of the shared memory 140 as logging data.
- the fixed point logging detection unit 132 monitors whether or not the logging data 700 has been stored in the log storage area 142 with the number of logging reading points set by the read-only parameter since the previous interrupt processing was performed. When it is detected that the logging data 700 corresponding to the number of logging read points is stored in the log storage area 142, the start position of the logging data 700 read by the CPU unit 200 this time is acquired as the current logging read pointer of the read-only parameter. As the logging read pointer, the value stored in the current logging read pointer of the read-only parameter (before rewriting) at the present time is acquired. Then, the fixed point logging detection unit 132 writes the acquired current logging read pointer and the previous logging read pointer in the read-only parameter storage area 143.
- the interrupt generation unit 133 causes the CPU unit 200 to generate an interrupt when the predetermined point logging detection unit 132 detects the storage of a predetermined number of logging data 700. Specifically, when the read-only parameter is stored (written) in the read-only parameter storage area 143 of the shared memory 140 by the fixed point logging detection unit 132, an interrupt generation request is transmitted to the CPU unit 200.
- the A / D conversion unit 100 performs a process of monitoring whether a predetermined number of logging data 700 has been stored in the log storage area 142 after the previous reading of the logging data. I am doing so.
- the CPU unit 200 includes an arithmetic unit 210 that executes a user program and controls the CPU unit 200 as a whole, and an internal memory that stores data necessary for executing the user program and input / output values of the user program 220, the bus I / F 230, which is a communication interface for communicating with the A / D conversion unit 100 via the inter-unit bus 300, and the presence / absence of an interrupt from the A / D conversion unit 100 are monitored.
- a system including PLC 1000 and peripheral device 400 connected to PLC 1000 is referred to as a PLC system.
- a main ladder program that is a main program executed by the arithmetic unit 210
- a user program storage area 221 that stores a user program such as an interrupt ladder program that is executed when an interrupt occurs
- an A / D by an interrupt ladder program A logging data storage area 222 for storing the logging data 700 acquired from the D conversion unit 100 is provided.
- the CPU unit 200 executes various user units included in the PLC 1000 to execute a user program that is a program for controlling industrial equipment, outputs an execution result, and acquires input values such as values used by the user program. Are repeated in a predetermined cycle. This repeated operation is called cyclic processing.
- the CPU unit 200 reads the digital value (A / D conversion value) of the observed value from the shared memory 140 as part of the input value acquisition operation included in the cyclic processing.
- the A / D conversion unit 100 observes various observation values relating to industrial equipment to be controlled by the PLC 1000, for example, analog data from a sensor that outputs a current value or a voltage value by observing a flow rate, pressure, temperature, etc.
- a value input is received, the received analog data value input is converted into a digital value, and the digital value (A / D conversion value) is written in the shared memory 140 provided therein.
- the logging execution unit 131 of the A / D conversion unit 100 starts logging of the A / D conversion value.
- the logging execution unit 131 stores the A / D conversion value output from the A / D conversion unit 120 at the start address of the log storage area 142 for each logging cycle.
- the logging data is sequentially stored and reaches the last address of the log storage area 142, the logging data 700 is overwritten from the top address again after wrapping around as described above.
- Such a logging process is well-known, and thus detailed description thereof is omitted.
- FIG. 3 is a flowchart showing an example of a procedure of interrupt generation request generation processing by the A / D conversion unit.
- the fixed point logging detector 132 of the arithmetic unit 130 of the A / D conversion unit 100 monitors the log storage area 142 of the shared memory 140 (step S11), and a predetermined number of logging data 700 is stored in the log storage area 142. It is determined whether it has been stored (step S12). Specifically, it is monitored whether the number of logging data 700 specified by the number of logging read points of the read-only parameter has been stored since the previous interrupt occurred. The number of logging data 700 that have been stored since the previous interrupt has been generated is, for example, the logging data 700 that is stored with the position that is the number of logging reading points away from the position specified by the current logging read pointer of the read-only parameter. Measure the number of
- step S12 If the predetermined number of logging data 700 is not stored in the log storage area 142 (No in step S12), the process returns to step S11.
- the fixed-point logging detection unit 132 currently reads the read-only parameter storage area 143 of the shared memory 140.
- the new logging read pointer stored in is used as a new previous logging read pointer, and the above read start position is used as a new current logging read pointer, a new read-only parameter is generated and stored in the read-only parameter storage area 143. (Write) (Step S13).
- the interrupt generation unit 133 transmits an interrupt generation request to the CPU unit 200 (step S14), and the process returns to step S11.
- the interrupt generation request is transmitted to the interrupt program execution instruction unit 240 via the internal bus of the A / D conversion unit 100, the bus I / F 160, the inter-unit bus 300, the bus I / F 230 of the CPU unit 200, and the internal bus. .
- each logging data 700 is stored in an area of a predetermined size, and identifiers (for example, addresses) of 1 to 10,000 are allocated in order from the area where the logging data 700 is stored first. It shall be assumed.
- FIG. 4 is a diagram showing an example of a read-only parameter.
- FIG. 4A shows an example of a read-only parameter in an initial state where the logging data 700 is not yet stored in the log storage area 142.
- 1,000 is set as the number of logging read points
- “1” indicating the storage location of the first logging data is set as the current logging read pointer
- an invalid numerical value here In this case, “ ⁇ 1” is set.
- FIG. 4B shows an example of a read-only parameter in a state where 1,000 points of logging data 700 are stored. For example, the state immediately after the processing in step S13 described above is shown.
- the current logging read pointer in FIG. 4A is set to the previous logging read pointer in FIG. 4B.
- 1,001 which is a value obtained by adding the number of logging reading points to the previous logging reading pointer, is set as the current logging reading pointer.
- FIG. 5 and 6 are flowcharts showing an example of a procedure of cyclic processing when an interrupt is generated by the CPU unit.
- FIG. 7 is a diagram schematically showing the processing sequence when interrupt processing occurs.
- the arithmetic part 210 of the CPU unit 200 executes cyclic processing (step S31).
- the interrupt program execution instruction unit 240 monitors whether an interrupt generation request has been received from the A / D conversion unit 100. If no interrupt generation request is received, the cyclic processing is repeatedly executed. When receiving an interrupt generation request, the interrupt program execution instructing unit 240 instructs the arithmetic unit 210 to execute the interrupt ladder program. When receiving the instruction to execute the interrupt ladder program, the arithmetic unit 210 interrupts the cyclic processing being executed (step S32) and executes the interrupt ladder program (step S33).
- FIG. 6 shows a part of the processing of the interrupt ladder program.
- the arithmetic unit 210 reads a read-only parameter from the read-only parameter storage area 143 of the shared memory 140 of the A / D conversion unit 100 (step S51).
- step S52 it is determined whether or not the logging data 700 has been missed using the read-only parameter.
- the activation timing interval is short and an interrupt ladder program activation request may not be accepted, and the logging data 700 may be missed. Therefore, in this example, it is determined whether or not the logging data 700 has been missed.
- the read position of the previous logging data 700 held on the CPU unit 200 side is compared with the previous logging read pointer in the read-only parameter read in step S52, and the two match. Determine. If the two match, the interrupt ladder program is activated when an interrupt generation request is received, and processing for reading the logging data 700 from the A / D conversion unit 100 has been performed. Indicates that there are no 700 missed items. On the other hand, if the two do not match, when the interrupt generation request is received, the interrupt ladder program is not started for some reason, and the logging data 700 could not be read from the A / D conversion unit 100. This indicates that the logging data 700 has been missed.
- the arithmetic unit 210 If the logging data 700 is missed (Yes in step S53), the arithmetic unit 210 outputs a warning that there is some abnormality in the PLC 1000 (PLC system) (step S54), and the process ends. .
- This warning is output to the external device 500 such as a display device via the external device I / F 260, for example.
- the number of logging data 700 specified by the number of logging read points from the position specified by the current logging read pointer in the read-only parameter is A.
- Read from the log storage area 142 of the shared memory 140 of the / D conversion unit 100 step S55.
- the read logging data 700 is written (stored) in the logging data storage area 222 of the internal memory 220 of the CPU unit 200 (step S56).
- the interrupt ladder program process is thus completed, and the process returns to FIG.
- the arithmetic unit 210 resumes the interrupted cyclic processing (step S34). As shown in FIG. 7, when the interrupt occurs during the cyclic processing, the cyclic processing is interrupted and the interrupt ladder program is executed. When the processing of the interrupt ladder program ends, the cyclic processing is executed again from the point where it was interrupted.
- the previous logging read pointer is provided in the read-only parameter so that the logging data 700 can be monitored. However, when the logging data 700 is not monitored, the previous logging read pointer is set. Can be omitted.
- the logging data 700 accumulated in the internal memory 220 of the CPU unit 200 can be stored in a recording medium such as an external memory via the external device I / F 260.
- the CPU unit 200 stores the logging data 700 stored in the log storage area 142 by a user program (a program for storing the logging data 700 of the A / D conversion unit 100 in the internal memory 220 of the CPU unit 200).
- the logging data 700 was read into the internal memory 220 before being overwritten by monitoring the log storage area 142.
- a fixed-point logging detection unit 132 that monitors on the A / D conversion unit 100 side whether or not a predetermined number of logging data 700 stored in the log storage area 142 of the ring buffer configuration is stored.
- the A / D conversion unit 100 is provided with an interrupt generation unit 133 that transmits an interrupt generation request to the CPU unit 200 when a predetermined number of logging data 700 is stored.
- the CPU unit 200 is provided with an interrupt program execution instructing unit 240 that outputs an interrupt request for executing the interrupt ladder program in response to the interrupt generation request to the arithmetic unit 210. This eliminates the need for periodic monitoring processing from the CPU unit 200 to the A / D conversion unit 100 and has the effect of shortening the sequence scan time.
- the interrupt ladder program created by the user is simplified by using read-only parameters including the reading start position of the logging data 700 and the number to be read.
- the sequence scan time can be shortened.
- continuous logging data can be obtained at a faster logging cycle (A / D conversion cycle) than before. Has the effect of being able to.
- the A / D conversion device and the PLC system according to the present invention are suitable for application to the A / D conversion device and the PLC system mounted on the PLC.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- General Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Programmable Controllers (AREA)
- Debugging And Monitoring (AREA)
- Recording Measured Values (AREA)
Abstract
Description
Claims (7)
- プログラマブルコントローラに装着され、外部から入力されるアナログ値を逐次デジタル値に変換するアナログ変換装置において、
外部から入力されるアナログ値をデジタル値に変換するA/D変換手段と、
変換された前記デジタル値を格納するA/D変換値格納領域と、前記A/D変換値格納領域に格納された前記デジタル値をロギングするログ格納領域と、を有し、前記プログラマブルコントローラ全体を制御するCPUユニットから読出アクセス可能な第1記憶手段と、
前記A/D変換値格納領域に格納されている前記デジタル値をロギングデータとして前記ログ格納領域に格納するロギング実行手段と、
前回割込み発生要求を行ってから、前記ログ格納領域に格納される前記ロギングデータの数が所定の数に達したかを監視する一定点数ロギング検出手段と、
前記ロギングデータの数が前記所定の数に達した場合に、前記CPUユニットに対して割込み発生要求を行う割込み発生手段と、
を備えることを特徴とするアナログ変換装置。 - 前記第1記憶手段は、つぎに読出されるロギングデータの格納位置を示す今回ロギング読出ポインタ、および読出す前記ロギングデータの数であるロギング読出点数を含む読出専用パラメータを格納する読出専用パラメータ格納領域をさらに有し、
前記一定点数ロギング検出手段は、前回割込み発生要求を行ってから、前記ログ格納領域に格納される前記ロギングデータの数が前記ロギング読出点数に達したかを監視し、前記ロギングデータの数が前記ロギング読出点数に達した場合に、前記読出専用パラメータ格納領域に格納されている前記今回ロギング読出ポインタに、前記ロギング読出点数を付加した格納位置を新たな前記今回ロギング読出ポインタとして、前記読出専用パラメータ格納領域に書込むことを特徴とする請求項1に記載のアナログ変換装置。 - 請求項2に記載のアナログ変換装置と、前記CPUユニットとがユニット間バスを介して接続されるプログラマブルコントローラシステムにおいて、
前記CPUユニットは、
前記アナログ変換装置からの前記割込み発生要求を受信すると、演算手段に割込みプログラムの実行を指示する割込みプログラム実行指示手段と、
ユーザプログラムにしたがって処理を行い、前記割込みプログラム実行指示手段から前記割込みプログラムの実行の指示を受けると、前記アナログ変換装置の前記第1記憶手段の前記ログ格納領域から前記ロギングデータを読出す割込みプログラムを実行する演算手段と、
前記演算手段によって読出された前記ロギングデータを記憶する第2記憶手段と、
を備えることを特徴とするプログラマブルコントローラシステム。 - 前記CPUユニットの前記演算手段は、前記読出専用パラメータ領域中の前記読出専用パラメータを用いて、前記アナログ変換装置の前記ログ格納領域から前記ロギングデータを読出すことを特徴とする請求項3に記載のプログラマブルコントローラシステム。
- 前記読出専用パラメータは、前回割込み発生要求時のロギングデータの読出位置である前回ロギング読出ポインタをさらに含み、
前記アナログ変換装置の前記一定点数ロギング検出手段は、前記ロギングデータの数が前記ロギング読出点数に達した場合に、その時点で前記読出専用パラメータ格納領域に格納されている前記今回ロギング読出ポインタを新たな前記前回ロギング読出ポインタとし、現時点で格納されている前記今回ロギング読出ポインタに前記ロギング読出点数を加算した位置を新たな前記今回ロギング読出ポインタとして、前記読出専用パラメータ格納領域に書込み、
前記CPUユニットの前記演算手段は、前記割込みプログラム実行指示手段から前記割込みプログラムの実行の指示を受けると、前記アナログ変換装置の前記ログ格納領域中の前回読出した位置と、前記前回ロギング読出ポインタとを比較して、一致していない場合に、警告を出力することを特徴とする請求項3に記載のプログラマブルコントローラシステム。 - 第3記憶手段を有する情報処理端末をさらに備え、
前記CPUユニットは、前記第2記憶手段に格納された前記ロギングデータを前記情報処理端末の前記第3記憶手段に格納することを特徴とする請求項3に記載のプログラマブルコントローラシステム。 - 外部記憶装置をさらに備え、
前記CPUユニットは、前記第2記憶手段に格納された前記ロギングデータを前記外部記憶装置に格納することを特徴とする請求項3に記載のプログラマブルコントローラシステム。
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201280076643.3A CN104756024B (zh) | 2012-10-26 | 2012-10-26 | 模拟变换装置以及可编程控制器系统 |
JP2013513319A JP5301060B1 (ja) | 2012-10-26 | 2012-10-26 | アナログ変換装置およびプログラマブルコントローラシステム |
DE112012006775.4T DE112012006775B4 (de) | 2012-10-26 | 2012-10-26 | Analogwandlungsvorrichtung und System einer programmierbaren Steuereinheit |
KR1020157008887A KR20150054904A (ko) | 2012-10-26 | 2012-10-26 | 아날로그 변환 장치 및 프로그래머블 컨트롤러 시스템 |
PCT/JP2012/077786 WO2014064846A1 (ja) | 2012-10-26 | 2012-10-26 | アナログ変換装置およびプログラマブルコントローラシステム |
KR1020177008680A KR101757614B1 (ko) | 2012-10-26 | 2012-10-26 | 아날로그 변환 장치 및 프로그래머블 컨트롤러 시스템 |
US14/425,106 US9369145B2 (en) | 2012-10-26 | 2012-10-28 | Analog conversion device and programmable controller system |
TW102114783A TWI493301B (zh) | 2012-10-26 | 2013-04-25 | 類比變換裝置及可編程控制器系統 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2012/077786 WO2014064846A1 (ja) | 2012-10-26 | 2012-10-26 | アナログ変換装置およびプログラマブルコントローラシステム |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014064846A1 true WO2014064846A1 (ja) | 2014-05-01 |
Family
ID=49396862
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2012/077786 WO2014064846A1 (ja) | 2012-10-26 | 2012-10-26 | アナログ変換装置およびプログラマブルコントローラシステム |
Country Status (7)
Country | Link |
---|---|
US (1) | US9369145B2 (ja) |
JP (1) | JP5301060B1 (ja) |
KR (2) | KR101757614B1 (ja) |
CN (1) | CN104756024B (ja) |
DE (1) | DE112012006775B4 (ja) |
TW (1) | TWI493301B (ja) |
WO (1) | WO2014064846A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016088255A1 (ja) * | 2014-12-05 | 2016-06-09 | 三菱電機株式会社 | 書込み許可回路、アクセス切替回路およびアナログディジタル変換ユニット |
JP2016110459A (ja) * | 2014-12-08 | 2016-06-20 | 株式会社キーエンス | プログラマブル・ロジック・コントローラ及びプログラマブル・ロジック・コントローラの拡張ユニット、制御方法および制御プログラム |
KR20170003967A (ko) * | 2014-05-07 | 2017-01-10 | 마벨 월드 트레이드 리미티드 | 저전력 분산형 메모리 네트워크 |
WO2020105173A1 (ja) * | 2018-11-22 | 2020-05-28 | 三菱電機株式会社 | データ制御装置、プログラマブルロジックコントローラ及びデータ制御方法 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5726384B1 (ja) * | 2014-03-07 | 2015-05-27 | 三菱電機株式会社 | プログラマブルコントローラシステムおよび変換特性テーブル作成装置 |
WO2015162792A1 (ja) * | 2014-04-25 | 2015-10-29 | 三菱電機株式会社 | 機能ユニット、アナログ入力ユニット、プログラマブルコントローラシステム |
JP6005322B1 (ja) * | 2015-04-20 | 2016-10-12 | 三菱電機株式会社 | プログラマブルロジックコントローラシステム及び演算ユニット |
WO2018198174A1 (ja) * | 2017-04-24 | 2018-11-01 | 三菱電機株式会社 | プログラマブルロジックコントローラシステム、プログラマブルロジックコントローラおよびエンジニアリングツールプログラム |
JP6757385B2 (ja) | 2018-10-23 | 2020-09-16 | 株式会社キーエンス | プログラマブルロジックコントローラおよびメインユニット |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005164500A (ja) * | 2003-12-04 | 2005-06-23 | Omron Corp | プログラマブルコントローラ用検査装置およびプログラマブルコントローラ |
WO2010109584A1 (ja) * | 2009-03-23 | 2010-09-30 | 三菱電機株式会社 | A/d変換装置およびプログラマブルコントローラシステム |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4188617A (en) | 1976-09-29 | 1980-02-12 | Gulf & Western Industries, Inc. | System for converting analog signals to multiplexed digital data |
GB1592405A (en) * | 1976-09-29 | 1981-07-08 | Gulf & Western Industries | System for converting analogue signals to multiplexed digital data |
DE4010562A1 (de) * | 1990-04-02 | 1991-10-17 | Licentia Gmbh | Verfahren zum steuern mindestens eines analog-digital-umsetzers mittels einer speicherprogrammierbaren steuerung |
JP2692387B2 (ja) | 1991-01-17 | 1997-12-17 | 三菱電機株式会社 | プログラマブルコントローラ |
JPH04288602A (ja) | 1991-02-27 | 1992-10-13 | Mitsubishi Electric Corp | A/d変換機能付プログラマブルコントローラ |
JP2653296B2 (ja) | 1991-10-29 | 1997-09-17 | 富士通株式会社 | ロギングデータの管理システム |
JPH05257831A (ja) | 1992-03-13 | 1993-10-08 | Nec Corp | 入出力処理装置 |
DE9218421U1 (de) * | 1992-12-08 | 1994-02-10 | Siemens AG, 80333 München | Modular aufgebautes Steuerungssystem mit einer intelligenten Untereinheit |
JP3046171B2 (ja) | 1993-03-26 | 2000-05-29 | 三菱電機株式会社 | データロギング装置 |
JPH0869355A (ja) | 1994-08-26 | 1996-03-12 | Matsushita Electric Works Ltd | アナログ/デジタル変換装置 |
JP2000235412A (ja) | 1999-02-15 | 2000-08-29 | Omron Corp | ロギング装置 |
US6384753B1 (en) * | 2001-05-15 | 2002-05-07 | General Electric Company | High density analog interface |
KR100662187B1 (ko) * | 2004-03-15 | 2006-12-27 | 오므론 가부시키가이샤 | 센서 컨트롤러 |
JP4659643B2 (ja) | 2006-02-28 | 2011-03-30 | 三菱電機株式会社 | ロギングシステム |
JP2008020392A (ja) | 2006-07-14 | 2008-01-31 | Keyence Corp | 波形収集装置 |
CN101968639B (zh) * | 2010-11-02 | 2012-08-22 | 上海电器科学研究院 | 用于plc扩展的模拟量采集模块 |
CN202025225U (zh) * | 2011-03-31 | 2011-11-02 | 长沙市大桁智能科技有限公司 | Plc集成系统及其内的数据记录模块 |
US9588534B2 (en) * | 2011-05-16 | 2017-03-07 | Zonit Structured Solutions, Llc | Communications protocol for intelligent outlets |
CN202057995U (zh) * | 2011-07-20 | 2011-11-30 | 深圳市麦格米特控制技术有限公司 | 一种plc数据记录模块 |
-
2012
- 2012-10-26 WO PCT/JP2012/077786 patent/WO2014064846A1/ja active Application Filing
- 2012-10-26 JP JP2013513319A patent/JP5301060B1/ja active Active
- 2012-10-26 KR KR1020177008680A patent/KR101757614B1/ko active IP Right Grant
- 2012-10-26 CN CN201280076643.3A patent/CN104756024B/zh active Active
- 2012-10-26 DE DE112012006775.4T patent/DE112012006775B4/de active Active
- 2012-10-26 KR KR1020157008887A patent/KR20150054904A/ko active Search and Examination
- 2012-10-28 US US14/425,106 patent/US9369145B2/en active Active
-
2013
- 2013-04-25 TW TW102114783A patent/TWI493301B/zh not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005164500A (ja) * | 2003-12-04 | 2005-06-23 | Omron Corp | プログラマブルコントローラ用検査装置およびプログラマブルコントローラ |
WO2010109584A1 (ja) * | 2009-03-23 | 2010-09-30 | 三菱電機株式会社 | A/d変換装置およびプログラマブルコントローラシステム |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20170003967A (ko) * | 2014-05-07 | 2017-01-10 | 마벨 월드 트레이드 리미티드 | 저전력 분산형 메모리 네트워크 |
KR102345613B1 (ko) | 2014-05-07 | 2021-12-30 | 마벨 아시아 피티이 엘티디. | 저전력 분산형 메모리 네트워크 |
WO2016088255A1 (ja) * | 2014-12-05 | 2016-06-09 | 三菱電機株式会社 | 書込み許可回路、アクセス切替回路およびアナログディジタル変換ユニット |
JP6049959B2 (ja) * | 2014-12-05 | 2016-12-21 | 三菱電機株式会社 | 書込み許可回路、アクセス切替回路およびアナログディジタル変換ユニット |
KR101874762B1 (ko) | 2014-12-05 | 2018-07-04 | 미쓰비시덴키 가부시키가이샤 | 기입 허가 회로, 액세스 전환 회로 및 아날로그 디지털 변환 유닛 |
US10235308B2 (en) | 2014-12-05 | 2019-03-19 | Mistubishi Electric Corporation | Write enable circuit, access switching circuit and analog-to-digital converter unit |
JP2016110459A (ja) * | 2014-12-08 | 2016-06-20 | 株式会社キーエンス | プログラマブル・ロジック・コントローラ及びプログラマブル・ロジック・コントローラの拡張ユニット、制御方法および制御プログラム |
WO2020105173A1 (ja) * | 2018-11-22 | 2020-05-28 | 三菱電機株式会社 | データ制御装置、プログラマブルロジックコントローラ及びデータ制御方法 |
US11275356B2 (en) | 2018-11-22 | 2022-03-15 | Mitsubishi Electric Corporation | Input-output control unit, PLC and data control method |
Also Published As
Publication number | Publication date |
---|---|
KR20170039311A (ko) | 2017-04-10 |
DE112012006775T5 (de) | 2015-07-16 |
JPWO2014064846A1 (ja) | 2016-09-05 |
TW201416811A (zh) | 2014-05-01 |
DE112012006775B4 (de) | 2018-12-27 |
KR101757614B1 (ko) | 2017-07-12 |
CN104756024A (zh) | 2015-07-01 |
US20150263748A1 (en) | 2015-09-17 |
JP5301060B1 (ja) | 2013-09-25 |
US9369145B2 (en) | 2016-06-14 |
CN104756024B (zh) | 2017-03-01 |
TWI493301B (zh) | 2015-07-21 |
KR20150054904A (ko) | 2015-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5301060B1 (ja) | アナログ変換装置およびプログラマブルコントローラシステム | |
JP5122000B2 (ja) | A/d変換装置およびプログラマブルコントローラシステム | |
EP3382481B1 (en) | Controller, control program, and control system field | |
JP6998781B2 (ja) | 故障診断システム | |
WO2012098676A1 (ja) | アナログ入力ユニットおよびプログラマブルコントローラ | |
JP2007233593A (ja) | ロギングシステム | |
US20170336766A1 (en) | Control device, control method, and program | |
CN112639844B (zh) | 控制系统以及控制方法 | |
CN112673326B (zh) | 控制装置及存储介质 | |
WO2016024483A1 (ja) | アナログ/ディジタル変換回路 | |
JP4936109B2 (ja) | 波形解析装置 | |
JPWO2021019615A1 (ja) | プログラマブルロジックコントローラ、設定ツール、及びプログラム | |
JP2019159868A (ja) | 制御システム、制御装置および表示装置 | |
CN103365237A (zh) | Plc系统中的元件和变量的监控记录方法及装置 | |
CN111486943B (zh) | 工业机器人振动状态分析方法、系统、装置及可读存储介质 | |
JP2022115058A5 (ja) | ||
JP2004178479A (ja) | データ収集装置 | |
JP2023090555A (ja) | 波形測定器及び方法 | |
JPH04105015A (ja) | ディジタルデータ処理装置 | |
JPH0820282B2 (ja) | プラントデ−タ処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2013513319 Country of ref document: JP Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12887097 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120120067754 Country of ref document: DE Ref document number: 112012006775 Country of ref document: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14425106 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 20157008887 Country of ref document: KR Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 12887097 Country of ref document: EP Kind code of ref document: A1 |