US20230009719A1 - Electronic apparatus - Google Patents
Electronic apparatus Download PDFInfo
- Publication number
- US20230009719A1 US20230009719A1 US17/840,622 US202217840622A US2023009719A1 US 20230009719 A1 US20230009719 A1 US 20230009719A1 US 202217840622 A US202217840622 A US 202217840622A US 2023009719 A1 US2023009719 A1 US 2023009719A1
- Authority
- US
- United States
- Prior art keywords
- bonding pads
- spacer
- electronic device
- substrate
- electronic apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 125000006850 spacer group Chemical group 0.000 claims abstract description 87
- 239000000758 substrate Substances 0.000 claims abstract description 66
- 239000000463 material Substances 0.000 claims description 31
- 229910000679 solder Inorganic materials 0.000 claims description 26
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 229920000642 polymer Polymers 0.000 claims description 3
- 239000003292 glue Substances 0.000 claims description 2
- 229920002120 photoresistant polymer Polymers 0.000 claims description 2
- 230000002349 favourable effect Effects 0.000 abstract description 10
- 239000010408 film Substances 0.000 description 11
- 238000000034 method Methods 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 238000012536 packaging technology Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 229920002457 flexible plastic Polymers 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002105 nanoparticle Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000002096 quantum dot Substances 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/13076—Plural core members being mutually engaged together, e.g. through inserts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/13078—Plural core members being disposed next to each other, e.g. side-to-side arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13199—Material of the matrix
- H01L2224/13294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/132 - H01L2224/13291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1451—Function
- H01L2224/14515—Bump connectors having different functions
- H01L2224/14517—Bump connectors having different functions including bump connectors providing primarily mechanical bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/1601—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29012—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/81139—Guiding structures on the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/8114—Guiding structures outside the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/83138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/83139—Guiding structures on the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/83138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/8314—Guiding structures outside the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1205—Capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1206—Inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1207—Resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
Definitions
- the disclosure relates to an electronic apparatus; more particularly, the disclosure relates to an electronic apparatus with a favorable structural reliability.
- a flip chip packaging technology is a widely applied semiconductor packaging technology at present.
- an electronic device is often soldered to a substrate through a solder material.
- the solder material is in a molten state, and thus it is difficult to control the thickness of the solder material during the reflowing process, which may easily lead to distortion of the electronic device disposed on the substrate.
- how to effectively prevent the electronic device from being tilted and other relevant defects caused by the reflow process is one of the issues to which research and development personnel are endeavored to resolve.
- the disclosure provides an electronic apparatus with a favorable structural reliability.
- an electronic apparatus including a substrate, a plurality of first bonding pads, an electronic device, and a first spacer.
- the first bonding pads are disposed on the substrate.
- the electronic device is disposed on the substrate and electrically connected to the first bonding pads.
- the first spacer is disposed between the electronic device and the substrate.
- an electronic apparatus including a substrate, an electronic device, a plurality of spacers, and a plurality of bonding pads.
- the electronic device is disposed on the substrate.
- the spacers are disposed on one of the electronic device and the substrate.
- the bonding pads are disposed on the other of the electronic device and the substrate.
- the substrate and the electronic device are electrically connected through the spacers and the bonding pads.
- the spacer is disposed between the electronic device and the substrate, so as to effectively control a height and uniformity of a gap between the electronic device and the substrate, whereby the electronic device may be prevented from being tilted.
- the electronic device provided in one or more embodiments of the disclosure may have a favorable structural reliability.
- FIG. 1 A is a schematic top view of an electronic apparatus according to an embodiment of the disclosure.
- FIG. 1 B is a schematic cross-sectional view taken along a line I-I depicted in FIG. 1 A .
- FIG. 2 A is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- FIG. 2 B is a schematic cross-sectional view taken along a line II-II depicted in FIG. 2 A .
- FIG. 3 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- FIG. 4 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- FIG. 5 A is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- FIG. 5 B is a schematic cross-sectional view taken along a line depicted in FIG. 5 A .
- FIG. 6 is a schematic cross-sectional view of an electronic apparatus according to another embodiment of the disclosure.
- FIG. 7 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- FIG. 8 is a schematic cross-sectional view of an electronic apparatus according to another embodiment of the disclosure.
- terminologies related to bonding and connection such as “connected”, “interconnected”, etc. may mean that two structures are in direct contact, or that two structures are not in direct contact with other structures provided therebetween.
- the terminologies related to bonding and connection may also cover cases where two structures are both movable or two structures are both fixed.
- the terminology “coupling” includes the transfer of energy between two structures through direct or indirect electrical connection or the transfer of energy between two separate structures through mutual induction.
- a device or a film layer when a device or a film layer is described as being “on” or “connected to” another device or film layer, it may be directly on or connected to the another device or film layer, or there is an intervening device or film layer therebetween (i.e., indirect connection). Conversely, when a device or film layer is described as being “directly on” or “directly connected to” another device or film layer, there is no intervening device or film layer therebetween.
- terminologies “about”, “equal to”, “equivalent to” or “same”, “substantially” or “approximately” are generally interpreted as being within 20% of a given value or range, or interpreted as being within 10%, 5%, 3%, 2%, 1%, or 0.5% of a given value or range.
- film and/or layer may refer to any continuous or discontinuous structure and material (such as materials deposited by the methods disclosed herein).
- the film and/or layer may include two-dimensional materials, three-dimensional materials, nanoparticles, or even partial or complete molecular layers, or partial or complete atomic layers, or clusters of atoms and/or molecules.
- the film or layer may include a material or a layer having pinholes, which may be at least partially continuous.
- first”, “second”, “third”, etc. may be used to describe components, but the components should not be limited by these terminologies.
- the terminologies are only intended to distinguish a component from another component in the specification. It is possible that the claims do not use the same terminologies and replace the terminologies with “first”, “second”, “third” etc. according to the sequence provided in the claims. Accordingly, in the specification, a first component may be a second component in the claims.
- the electronic apparatus may include a display apparatus, an antenna apparatus, a sensing apparatus, a light-emitting apparatus, or a tiling apparatus, but is not limited thereto.
- the electronic apparatus may be a bendable or flexible electronic apparatus.
- the electronic apparatus may include electronic components.
- Electronic components can include passive components, active components or the combination thereof, such as capacitors, resistors, inductors, variable capacitors, filters, diodes, transistors, sensors, microelectromechanical system (MEMS) components, and liquid crystal chips etc., but not limited thereto.
- the diode may include light emitting diode or non-light emitting diode.
- the diode may include P-N junction diode, PIN diode, or constant current diodes.
- Light emitting diodes may include, for example, organic light emitting diodes (OLED), mini LED, micro LED, quantum dot LED, fluorescence, phosphor or other suitable materials, or a combination of the above, but not limited thereto.
- the sensor may, for example, include capacitive sensors, optical sensors, electromagnetic sensors, fingerprint sensors (FPS), touch sensors, antenna, or pen sensor, etc., but not limited thereto.
- the display apparatus will be used as an electronic apparatus to illustrate the content of the disclosure, but the disclosure is not limited thereto.
- FIG. 1 A is a schematic top view of an electronic apparatus according to an embodiment of the disclosure.
- FIG. 1 B is a schematic cross-sectional view taken along a line I-I depicted in FIG. 1 A .
- a solder material 150 depicted in FIG. 1 B is omitted from FIG. 1 A .
- an electronic apparatus 100 a includes a substrate 110 , a plurality of first bonding pads 115 (two of which are schematically shown), an electronic device 120 , and a first spacer 130 a .
- the first bonding pads 115 are disposed on the substrate 110 .
- the electronic device 120 is disposed on the substrate 110 and electrically connected to the first bonding pads 115 .
- the first spacer 130 a is disposed between the electronic device 120 and the substrate 110 .
- the substrate 110 includes a motherboard and a circuit located on the motherboard, and the motherboard may be, for instance, a glass substrate, a glass fiber (FR4) substrate, a flexible plastic substrate, a thin film transistor (TFT) substrate, a flexible substrate, or any other appropriate motherboard, which should not however be construed as a limitation in the disclosure.
- the electronic device 120 is, for instance, a light emitting diode (LED) die, which may be made of silicon (Si), gallium arsenide (GaAs), gallium nitride (GaN), silicon carbide (SiC), or a die made of sapphire or a glass substrate, which should however not be construed as a limitation in the disclosure.
- LED light emitting diode
- the die may also be a semiconductor package device, such as a ball grid array (BGA) package device, a chip size package (CSP) device, a flip chip die, or a 2.5D/3D package device, which should however not be construed as a limitation in the disclosure.
- the die may also be any kind of flip chip die bonding device, such as an integrated circuit (IC), a transistor, a silicon-controlled rectifier (SCR), a valve, a TFT, a capacitor, an inductor, a variable capacitor, a filter, a resistor, a diode, an LED, a micro electro mechanical systems (MEMS), a liquid crystal chip, etc., which should however not be construed as a limitation in the disclosure.
- the electronic apparatus 100 a provided in this embodiment further includes a plurality of second bonding pads 125 (two of which are schematically shown), the second bonding pads 125 are disposed on the electronic device 120 ; the number of the second bonding pads 125 may correspond to the number of the first bonding pads 115 , or the number of the second bonding pads 125 may be different from the number of the first bonding pads 115 .
- the first bonding pads 115 and the second bonding pads 125 are structurally and electrically connected together through the solder material 150 . That is, the electronic device 120 provided in this embodiment is, for instance, flip-chip bonded to the substrate 110 .
- the first spacer 130 a is disposed between the electronic device 120 and the substrate 110 , so as to maintain the height and uniformity of a gap between the electronic device 120 and the substrate 110 and support the electronic device 120 to prevent the electronic device 120 from being tilted.
- the first spacer 130 a may be formed on the electronic device 120 , on the substrate 110 , or on the electronic device 120 and the substrate 110 , which should however not be construed as a limitation in the disclosure.
- the first spacer 130 a is disposed between the first bonding pads 115 .
- the electronic apparatus 100 a provided in the embodiment further includes a second spacer 140 a disposed between the first bonding pads 115 . That is, the first spacer 130 a and the second spacer 140 a are disposed between the electronic device 120 and the substrate 110 and between the first bonding pads 115 .
- a material of the first spacer 130 a and the second spacer 140 a is, for instance, photoresist (i.e., a photo spacer), polymer (i.e., a polymer pattern), metal (i.e., a metal pattern), a film, a tape, a glue, or an underfill, which should however not be construed as a limitation in the disclosure.
- the first spacer 130 a and the second spacer 140 a may serve to support the electronic device 120 and maintain the height and uniformity of the gap between the electronic device 120 and the substrate 110 , so as to prevent the electronic device 120 from being tilted.
- the electronic apparatus 100 a provided in one or more embodiments of the disclosure may have a favorable structural reliability.
- FIG. 2 A is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- FIG. 2 B is a schematic cross-sectional view taken along a line II-II depicted in FIG. 2 A .
- the solder material 150 depicted in FIG. 2 B is omitted from FIG. 2 A .
- an electronic apparatus 100 b is similar to the electronic apparatus 100 a depicted in FIG. 1 A , while the difference therebetween lies in that the first bonding pads 115 provided in this embodiment are disposed between a first spacer 130 b and a second spacer 140 b . That is, the first spacer 130 b and the second spacer 140 b are located on opposite sides of the first bonding pads 115 .
- first spacer 130 a the size, the arrangement manner, and the number of the first spacer 130 a , the first spacer 130 b , the second spacer 140 a , and the second spacer 140 b are not limited in the disclosure.
- first spacer and the second spacer between the electronic device and the substrate may also be extended to the outside of the electronic device; alternatively, the number of the first spacer and the second spacer may be plural, and the first and second spacers separately surround the first bonding pads; all of the above belong to the scope of protection provided in the disclosure.
- FIG. 3 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. For clarity, the solder material between the first bonding pads 115 and the second bonding pads 125 is omitted in FIG. 3 .
- an electronic apparatus 100 c is similar to the electronic apparatus 100 a depicted in FIG. 1 A , while the difference therebetween lies in that the number of a first spacer 130 c in this embodiment is four, and the first spacers 130 c are, for instance, ball-shaped spacers. As shown in FIG.
- the four first spacers 130 c are respectively arranged around the first bonding pads 115 and symmetrically arranged, which should however not be construed as a limitation in the disclosure.
- the number of the first spacers may be, for instance, 2 to 10, and may be separately arranged around or between the first bonding pads, which still falls within the scope of the protection provided in the disclosure.
- FIG. 4 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- the solder material between the first bonding pads 115 and the second bonding pads 125 is omitted in FIG. 4 .
- an electronic apparatus 100 d is similar to the electronic apparatus 100 a depicted in FIG. 1 A , while the difference therebetween lies in that the shape of a first spacer 130 d in this embodiment is, an H shape and surrounds three side surfaces of the first bonding pads 115 .
- an area of the electronic device 120 is A 1
- an area of the first spacer 130 d is A 3
- the first spacer 130 d occupies a significant area between the electronic device 120 and the substrate 110 to increase a support strength to support the electronic device 120 and maintain the height and uniformity of the gap between the electronic device 120 and the substrate 110 , so as to prevent the electronic device 120 from being tilted.
- the electronic apparatus 100 d provided in one or more embodiments of the disclosure may have a favorable structural reliability.
- the area is an orthogonal area on the substrate 110 .
- the first spacer may also be shaped as a rectangle or of another shape, which should however not be construed as a limitation in the disclosure.
- FIG. 5 A is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- FIG. 5 B is a schematic cross-sectional view taken along a line depicted in FIG. 5 A .
- the solder material 150 in FIG. 5 B is omitted from FIG. 5 A .
- an electronic apparatus 100 e is similar to the electronic apparatus 100 a depicted in FIG. 1 A , while the difference therebetween lies in that an orthogonal area of a first spacer 130 e on the substrate 110 is greater than an orthogonal area of the electronic device 120 on the substrate 110 in this embodiment.
- the first spacer 130 e is, for instance, shaped as a rectangle and has two openings 132 .
- the first bonding pads 115 , the solder material 150 , and the second bonding pads 125 are located within the openings 132 , and the first spacer 130 e surrounds the first bonding pads 115 .
- the area of the electronic device 120 is A 1
- an area of the first spacer 130 e is A 4
- the electronic apparatus 100 e provided in one or more embodiments of the disclosure may have a favorable structural reliability.
- FIG. 6 is a schematic cross-sectional view of an electronic apparatus according to another embodiment of the disclosure.
- an electronic apparatus 100 f is similar to the electronic apparatus 100 a depicted in FIG. 1 A , while the difference therebetween lies in that a first spacer 130 f in this embodiment is disposed between the first bonding pads 115 and the second bonding pads 125 , wherein the first spacer 130 f is, for instance, a solder ball.
- the first spacer 130 f is added to the solder material 150 by screen printing or tin spraying, wherein the solder material 150 is, for instance, a solder paste.
- the first spacer 130 f is encapsulated by the solder material 150 to maintain the height and uniformity of the gap between the electronic device 120 and the substrate 110 , so as to prevent the electronic device 120 from being tilted.
- the electronic apparatus 100 f provided in one or more embodiments of the disclosure may have a favorable structural reliability.
- FIG. 7 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.
- the solder material between first bonding pads 115 g and second bonding pads 125 g is omitted in FIG. 7 .
- an electronic apparatus 100 g in this embodiment is similar to the electronic apparatus 100 a depicted in FIG. 1 A , while the difference therebetween lies in that the shape of the first bonding pads 115 g and the second bonding pads 125 g is, for instance, an L shape in this embodiment, the area of the electronic device 120 is A 1 , an area of the first bonding pads 115 g or the second bonding pads 125 g is A 2 , and A 2 >0.3A 1 .
- the shape and the area of the first bonding pads 115 g and the second bonding pads 125 g are changed to increase the support strength to support the electronic device 120 and maintain the height and uniformity of the gap between the electronic device 120 and the substrate 110 , so as to prevent the electronic device 120 from being tilted.
- the electronic apparatus 100 g provided in one or more embodiments of the disclosure may have a favorable structural reliability.
- the shape of the first bonding pads and the second bonding pads may be rectangular, for instance; the area of the electronic device is A 1 , an area of the second bonding pads is A 2 , and A 2 >0.3A 1 .
- the number of the first bonding pads and the number of the second bonding pads are greater than two, e.g., three, four, and so on; by increasing the number of the bonding pads, the height and uniformity of the gap between the electronic device and the substrate may be maintained, the electronic device may be supported, whereby the electronic device stays stable without being tilted.
- FIG. 8 is a schematic cross-sectional view of an electronic apparatus according to another embodiment of the disclosure.
- a spacer 130 h is disposed on one of the electronic device 120 and the substrate 110
- the bonding pads 160 are disposed on the other of the electronic device 120 and the substrate 110 .
- the spacer 130 h is, for instance, disposed on the substrate 110
- the bonding pads 160 are, for instance, disposed on the electronic device 120
- a solder material 150 h is located between the spacer 130 h and the bonding pads 160 .
- the substrate 110 and the electronic device 120 are electrically connected through the spacer 130 h , the solder material 150 h , and the bonding pads 160 .
- each spacer 130 h is H 1
- the height of each bonding pad 160 is H 2
- the height of the solder material 150 h is H 3
- H 1 >H 2 >H 3 since the height H 1 of the spacer 130 h is greater than the height H 3 of the solder material 150 h , during the reflowing process, there will be no excessive solder material 150 h in a molten state, and the spacer 130 h may support the electronic device 120 , so as to further stabilize the electronic device 120 and prevent the electronic device 120 from being tilted.
- the electronic apparatus 100 h provided in one or more embodiments of the disclosure may have a favorable structural reliability.
- the spacer is disposed between the electronic device and the substrate, so as to effectively control the height and uniformity of the gap between the electronic device and the substrate, whereby the electronic device may be prevented from being tilted.
- the electronic device provided in one or more embodiments of the disclosure may have a satisfactory structural reliability.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Combinations Of Printed Boards (AREA)
Abstract
An electronic apparatus including a substrate, a plurality of first bonding pads, an electronic device, and a first spacer is provided. The first bonding pads are disposed on the substrate. The electronic device is disposed on the substrate and electrically connected to the first bonding pads. The first spacer is disposed between the electronic device and the substrate. The electronic device is capable of effectively controlling a height and uniformity of a gap between the electronic device and the substrate, so as to prevent the electronic device from being tilted and ensure the electronic device to have a favorable structural reliability.
Description
- This application claims the priority benefit of U.S. provisional application Ser. No. 63/219,832, filed on Jul. 9, 2021, and China application serial no. 202210380862.6. filed on Apr. 12, 2022. The entirety of each of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of this specification.
- The disclosure relates to an electronic apparatus; more particularly, the disclosure relates to an electronic apparatus with a favorable structural reliability.
- A flip chip packaging technology is a widely applied semiconductor packaging technology at present. According to the flip chip packaging technology, an electronic device is often soldered to a substrate through a solder material. However, in a reflowing process, the solder material is in a molten state, and thus it is difficult to control the thickness of the solder material during the reflowing process, which may easily lead to distortion of the electronic device disposed on the substrate. Hence, how to effectively prevent the electronic device from being tilted and other relevant defects caused by the reflow process is one of the issues to which research and development personnel are endeavored to resolve.
- The disclosure provides an electronic apparatus with a favorable structural reliability.
- In an embodiment of the disclosure, an electronic apparatus including a substrate, a plurality of first bonding pads, an electronic device, and a first spacer is provided. The first bonding pads are disposed on the substrate. The electronic device is disposed on the substrate and electrically connected to the first bonding pads. The first spacer is disposed between the electronic device and the substrate.
- In an embodiment of the disclosure, an electronic apparatus including a substrate, an electronic device, a plurality of spacers, and a plurality of bonding pads is provided. The electronic device is disposed on the substrate. The spacers are disposed on one of the electronic device and the substrate. The bonding pads are disposed on the other of the electronic device and the substrate. The substrate and the electronic device are electrically connected through the spacers and the bonding pads.
- In view of the above, according to one or more embodiments of the disclosure, the spacer is disposed between the electronic device and the substrate, so as to effectively control a height and uniformity of a gap between the electronic device and the substrate, whereby the electronic device may be prevented from being tilted. As a result, the electronic device provided in one or more embodiments of the disclosure may have a favorable structural reliability.
- To make the above more comprehensible, several embodiments accompanied with drawings are described in detail as follows.
- The accompanying drawings are included to provide a further understanding of the disclosure, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the disclosure and, together with the description, serve to explain the principles provided in the disclosure.
-
FIG. 1A is a schematic top view of an electronic apparatus according to an embodiment of the disclosure. -
FIG. 1B is a schematic cross-sectional view taken along a line I-I depicted inFIG. 1A . -
FIG. 2A is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. -
FIG. 2B is a schematic cross-sectional view taken along a line II-II depicted inFIG. 2A . -
FIG. 3 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. -
FIG. 4 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. -
FIG. 5A is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. -
FIG. 5B is a schematic cross-sectional view taken along a line depicted inFIG. 5A . -
FIG. 6 is a schematic cross-sectional view of an electronic apparatus according to another embodiment of the disclosure. -
FIG. 7 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. -
FIG. 8 is a schematic cross-sectional view of an electronic apparatus according to another embodiment of the disclosure. - The disclosure may be understood by referring to the following detailed description with reference to the accompanying drawings. It is noted that for comprehension of the reader and simplicity of the drawings, in the drawings provided in the disclosure, only a part of the electronic apparatus is shown, and certain devices in the drawings are not necessarily drawn to actual scale. Moreover, the quantity and the size of each device in the drawings are only schematic and exemplary and are not intended to limit the scope of protection provided in the disclosure.
- Certain words will be used to refer to specific devices throughout the specification and the appended claims of the disclosure. People skilled in the art should understand that manufacturers of electronic devices may refer to same components under different names. The disclosure does not intend to distinguish devices with the same functions but different names.
- In the following specification and claims, the terminologies “having”, “including”, etc. are open-ended terminologies, so they should be interpreted to mean “including but not limited to . . . ”.
- In addition, relative terminologies, such as “below” or “bottom” and “above” or “top” may be used in the embodiments to describe the relative relationship between one component and another component in the drawings. It can be understood that if a device in the drawing is turned upside down, the device described on the “lower” side becomes the device on the “upper” side.
- In some embodiments of the disclosure, unless specifically defined, terminologies related to bonding and connection such as “connected”, “interconnected”, etc. may mean that two structures are in direct contact, or that two structures are not in direct contact with other structures provided therebetween. The terminologies related to bonding and connection may also cover cases where two structures are both movable or two structures are both fixed. In addition, the terminology “coupling” includes the transfer of energy between two structures through direct or indirect electrical connection or the transfer of energy between two separate structures through mutual induction.
- It should be understood that when a device or a film layer is described as being “on” or “connected to” another device or film layer, it may be directly on or connected to the another device or film layer, or there is an intervening device or film layer therebetween (i.e., indirect connection). Conversely, when a device or film layer is described as being “directly on” or “directly connected to” another device or film layer, there is no intervening device or film layer therebetween.
- The terminologies “about”, “equal to”, “equivalent to” or “same”, “substantially” or “approximately” are generally interpreted as being within 20% of a given value or range, or interpreted as being within 10%, 5%, 3%, 2%, 1%, or 0.5% of a given value or range.
- As used herein, the terminologies “film” and/or “layer” may refer to any continuous or discontinuous structure and material (such as materials deposited by the methods disclosed herein). For example, the film and/or layer may include two-dimensional materials, three-dimensional materials, nanoparticles, or even partial or complete molecular layers, or partial or complete atomic layers, or clusters of atoms and/or molecules. The film or layer may include a material or a layer having pinholes, which may be at least partially continuous.
- The terminologies such as “first”, “second”, “third”, etc. may be used to describe components, but the components should not be limited by these terminologies. The terminologies are only intended to distinguish a component from another component in the specification. It is possible that the claims do not use the same terminologies and replace the terminologies with “first”, “second”, “third” etc. according to the sequence provided in the claims. Accordingly, in the specification, a first component may be a second component in the claims.
- Unless otherwise defined, all terminologies (including technical and scientific terminologies) used herein have the same meanings commonly understood by those having ordinary skill in the art. It is understandable that these terminologies, such as those defined in commonly used dictionaries, should be interpreted as having a meaning consistent with the relevant technology and the background or context of this disclosure, rather than being interpreted in an idealized or overly formal way, unless specifically defined here.
- It should be understood that the following embodiments may replace, reorganize, and mix the features in several different embodiments to complete other embodiments without departing from the spirit of the disclosure. As long as the features of the embodiments do not violate the spirit of the disclosure or conflict each other, they may be mixed and matched as desired.
- The electronic apparatus provided in the disclosure may include a display apparatus, an antenna apparatus, a sensing apparatus, a light-emitting apparatus, or a tiling apparatus, but is not limited thereto. The electronic apparatus may be a bendable or flexible electronic apparatus. The electronic apparatus may include electronic components. Electronic components can include passive components, active components or the combination thereof, such as capacitors, resistors, inductors, variable capacitors, filters, diodes, transistors, sensors, microelectromechanical system (MEMS) components, and liquid crystal chips etc., but not limited thereto. The diode may include light emitting diode or non-light emitting diode. The diode may include P-N junction diode, PIN diode, or constant current diodes. Light emitting diodes may include, for example, organic light emitting diodes (OLED), mini LED, micro LED, quantum dot LED, fluorescence, phosphor or other suitable materials, or a combination of the above, but not limited thereto. The sensor may, for example, include capacitive sensors, optical sensors, electromagnetic sensors, fingerprint sensors (FPS), touch sensors, antenna, or pen sensor, etc., but not limited thereto. Hereinafter, the display apparatus will be used as an electronic apparatus to illustrate the content of the disclosure, but the disclosure is not limited thereto.
- Reference will now be made in detail to the exemplary embodiments of the disclosure, and examples of the exemplary embodiments are illustrated in the accompanying drawings. Whenever possible, the same reference symbols are used in the drawings and descriptions to indicate the same or similar parts.
-
FIG. 1A is a schematic top view of an electronic apparatus according to an embodiment of the disclosure.FIG. 1B is a schematic cross-sectional view taken along a line I-I depicted inFIG. 1A . For clarity of the drawings, asolder material 150 depicted inFIG. 1B is omitted fromFIG. 1A . With reference toFIG. 1A andFIG. 1B , in this embodiment, anelectronic apparatus 100 a includes asubstrate 110, a plurality of first bonding pads 115 (two of which are schematically shown), anelectronic device 120, and afirst spacer 130 a. Thefirst bonding pads 115 are disposed on thesubstrate 110. Theelectronic device 120 is disposed on thesubstrate 110 and electrically connected to thefirst bonding pads 115. Thefirst spacer 130 a is disposed between theelectronic device 120 and thesubstrate 110. - Specifically, in this embodiment, the
substrate 110 includes a motherboard and a circuit located on the motherboard, and the motherboard may be, for instance, a glass substrate, a glass fiber (FR4) substrate, a flexible plastic substrate, a thin film transistor (TFT) substrate, a flexible substrate, or any other appropriate motherboard, which should not however be construed as a limitation in the disclosure. Theelectronic device 120 is, for instance, a light emitting diode (LED) die, which may be made of silicon (Si), gallium arsenide (GaAs), gallium nitride (GaN), silicon carbide (SiC), or a die made of sapphire or a glass substrate, which should however not be construed as a limitation in the disclosure. In another embodiment, the die may also be a semiconductor package device, such as a ball grid array (BGA) package device, a chip size package (CSP) device, a flip chip die, or a 2.5D/3D package device, which should however not be construed as a limitation in the disclosure. In another embodiment, the die may also be any kind of flip chip die bonding device, such as an integrated circuit (IC), a transistor, a silicon-controlled rectifier (SCR), a valve, a TFT, a capacitor, an inductor, a variable capacitor, a filter, a resistor, a diode, an LED, a micro electro mechanical systems (MEMS), a liquid crystal chip, etc., which should however not be construed as a limitation in the disclosure. Theelectronic apparatus 100 a provided in this embodiment further includes a plurality of second bonding pads 125 (two of which are schematically shown), thesecond bonding pads 125 are disposed on theelectronic device 120; the number of thesecond bonding pads 125 may correspond to the number of thefirst bonding pads 115, or the number of thesecond bonding pads 125 may be different from the number of thefirst bonding pads 115. Thefirst bonding pads 115 and thesecond bonding pads 125 are structurally and electrically connected together through thesolder material 150. That is, theelectronic device 120 provided in this embodiment is, for instance, flip-chip bonded to thesubstrate 110. - Particularly, in this embodiment, the
first spacer 130 a is disposed between theelectronic device 120 and thesubstrate 110, so as to maintain the height and uniformity of a gap between theelectronic device 120 and thesubstrate 110 and support theelectronic device 120 to prevent theelectronic device 120 from being tilted. Thefirst spacer 130 a may be formed on theelectronic device 120, on thesubstrate 110, or on theelectronic device 120 and thesubstrate 110, which should however not be construed as a limitation in the disclosure. As shown inFIG. 1A andFIG. 1B , thefirst spacer 130 a is disposed between thefirst bonding pads 115. - In addition, the
electronic apparatus 100 a provided in the embodiment further includes asecond spacer 140 a disposed between thefirst bonding pads 115. That is, thefirst spacer 130 a and thesecond spacer 140 a are disposed between theelectronic device 120 and thesubstrate 110 and between thefirst bonding pads 115. Here, a material of thefirst spacer 130 a and thesecond spacer 140 a is, for instance, photoresist (i.e., a photo spacer), polymer (i.e., a polymer pattern), metal (i.e., a metal pattern), a film, a tape, a glue, or an underfill, which should however not be construed as a limitation in the disclosure. - In short, according to the embodiment of the disclosure, since the
first spacer 130 a and thesecond spacer 140 a are disposed between theelectronic device 120 and thesubstrate 110, thefirst spacer 130 a and thesecond spacer 140 a may serve to support theelectronic device 120 and maintain the height and uniformity of the gap between theelectronic device 120 and thesubstrate 110, so as to prevent theelectronic device 120 from being tilted. As such, theelectronic apparatus 100 a provided in one or more embodiments of the disclosure may have a favorable structural reliability. - It should be noted here that the following embodiments use the reference numbers and part of the content of the foregoing embodiments. Similar numbers are used to indicate the same or similar devices, and the description of the same technical content is omitted. For the description of the omitted parts, reference may be made to the foregoing embodiments, and the following embodiments will not be repeat the same content.
-
FIG. 2A is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.FIG. 2B is a schematic cross-sectional view taken along a line II-II depicted inFIG. 2A . For clarity, thesolder material 150 depicted inFIG. 2B is omitted fromFIG. 2A . With reference toFIG. 1A ,FIG. 2A , andFIG. 2B , anelectronic apparatus 100 b is similar to theelectronic apparatus 100 a depicted inFIG. 1A , while the difference therebetween lies in that thefirst bonding pads 115 provided in this embodiment are disposed between afirst spacer 130 b and asecond spacer 140 b. That is, thefirst spacer 130 b and thesecond spacer 140 b are located on opposite sides of thefirst bonding pads 115. - The size, the arrangement manner, and the number of the
first spacer 130 a, thefirst spacer 130 b, thesecond spacer 140 a, and thesecond spacer 140 b are not limited in the disclosure. In an embodiment not shown in the drawings, the first spacer and the second spacer between the electronic device and the substrate may also be extended to the outside of the electronic device; alternatively, the number of the first spacer and the second spacer may be plural, and the first and second spacers separately surround the first bonding pads; all of the above belong to the scope of protection provided in the disclosure. -
FIG. 3 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. For clarity, the solder material between thefirst bonding pads 115 and thesecond bonding pads 125 is omitted inFIG. 3 . With reference toFIG. 1A andFIG. 3 , in this embodiment, anelectronic apparatus 100 c is similar to theelectronic apparatus 100 a depicted inFIG. 1A , while the difference therebetween lies in that the number of afirst spacer 130 c in this embodiment is four, and thefirst spacers 130 c are, for instance, ball-shaped spacers. As shown inFIG. 3 , the fourfirst spacers 130 c are respectively arranged around thefirst bonding pads 115 and symmetrically arranged, which should however not be construed as a limitation in the disclosure. In other embodiments not shown in the drawings, the number of the first spacers may be, for instance, 2 to 10, and may be separately arranged around or between the first bonding pads, which still falls within the scope of the protection provided in the disclosure. -
FIG. 4 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. For clarity, the solder material between thefirst bonding pads 115 and thesecond bonding pads 125 is omitted inFIG. 4 . With reference toFIG. 1A andFIG. 4 , anelectronic apparatus 100 d is similar to theelectronic apparatus 100 a depicted inFIG. 1A , while the difference therebetween lies in that the shape of afirst spacer 130 d in this embodiment is, an H shape and surrounds three side surfaces of thefirst bonding pads 115. Here, an area of theelectronic device 120 is A1, an area of thefirst spacer 130 d is A3, and A3>0.5A1. That is, thefirst spacer 130 d occupies a significant area between theelectronic device 120 and thesubstrate 110 to increase a support strength to support theelectronic device 120 and maintain the height and uniformity of the gap between theelectronic device 120 and thesubstrate 110, so as to prevent theelectronic device 120 from being tilted. As such, theelectronic apparatus 100 d provided in one or more embodiments of the disclosure may have a favorable structural reliability. Here, the area is an orthogonal area on thesubstrate 110. Certainly, in other embodiments not shown in the drawings, the first spacer may also be shaped as a rectangle or of another shape, which should however not be construed as a limitation in the disclosure. -
FIG. 5A is a schematic top view of an electronic apparatus according to another embodiment of the disclosure.FIG. 5B is a schematic cross-sectional view taken along a line depicted inFIG. 5A . For clarity, thesolder material 150 inFIG. 5B is omitted fromFIG. 5A . With reference toFIG. 1A ,FIG. 5A , andFIG. 5B , anelectronic apparatus 100 e is similar to theelectronic apparatus 100 a depicted inFIG. 1A , while the difference therebetween lies in that an orthogonal area of afirst spacer 130 e on thesubstrate 110 is greater than an orthogonal area of theelectronic device 120 on thesubstrate 110 in this embodiment. Specifically, thefirst spacer 130 e is, for instance, shaped as a rectangle and has twoopenings 132. Thefirst bonding pads 115, thesolder material 150, and thesecond bonding pads 125 are located within theopenings 132, and thefirst spacer 130 e surrounds thefirst bonding pads 115. The area of theelectronic device 120 is A1, an area of thefirst spacer 130 e is A4, and A4>0.5A1. That is, thefirst spacer 130 e occupies a significant area between theelectronic device 120 and thesubstrate 110 to increase the support strength to support theelectronic device 120 and maintain the height and uniformity of the gap between theelectronic device 120 and thesubstrate 110, so as to prevent theelectronic device 120 from being tilted. As such, theelectronic apparatus 100 e provided in one or more embodiments of the disclosure may have a favorable structural reliability. -
FIG. 6 is a schematic cross-sectional view of an electronic apparatus according to another embodiment of the disclosure. With reference toFIG. 1A andFIG. 6 , anelectronic apparatus 100 f is similar to theelectronic apparatus 100 a depicted inFIG. 1A , while the difference therebetween lies in that afirst spacer 130 f in this embodiment is disposed between thefirst bonding pads 115 and thesecond bonding pads 125, wherein thefirst spacer 130 f is, for instance, a solder ball. Thefirst spacer 130 f is added to thesolder material 150 by screen printing or tin spraying, wherein thesolder material 150 is, for instance, a solder paste. That is, thefirst spacer 130 f is encapsulated by thesolder material 150 to maintain the height and uniformity of the gap between theelectronic device 120 and thesubstrate 110, so as to prevent theelectronic device 120 from being tilted. As such, theelectronic apparatus 100 f provided in one or more embodiments of the disclosure may have a favorable structural reliability. -
FIG. 7 is a schematic top view of an electronic apparatus according to another embodiment of the disclosure. The solder material betweenfirst bonding pads 115 g andsecond bonding pads 125 g is omitted inFIG. 7 . With reference toFIG. 1A andFIG. 7 , anelectronic apparatus 100 g in this embodiment is similar to theelectronic apparatus 100 a depicted inFIG. 1A , while the difference therebetween lies in that the shape of thefirst bonding pads 115 g and thesecond bonding pads 125 g is, for instance, an L shape in this embodiment, the area of theelectronic device 120 is A1, an area of thefirst bonding pads 115 g or thesecond bonding pads 125 g is A2, and A2>0.3A1. That is, in this embodiment, the shape and the area of thefirst bonding pads 115 g and thesecond bonding pads 125 g are changed to increase the support strength to support theelectronic device 120 and maintain the height and uniformity of the gap between theelectronic device 120 and thesubstrate 110, so as to prevent theelectronic device 120 from being tilted. As such, theelectronic apparatus 100 g provided in one or more embodiments of the disclosure may have a favorable structural reliability. - In other embodiments not shown in the drawings, the shape of the first bonding pads and the second bonding pads may be rectangular, for instance; the area of the electronic device is A1, an area of the second bonding pads is A2, and A2>0.3A1. Alternatively, the number of the first bonding pads and the number of the second bonding pads are greater than two, e.g., three, four, and so on; by increasing the number of the bonding pads, the height and uniformity of the gap between the electronic device and the substrate may be maintained, the electronic device may be supported, whereby the electronic device stays stable without being tilted.
-
FIG. 8 is a schematic cross-sectional view of an electronic apparatus according to another embodiment of the disclosure. With reference toFIG. 8 , in this embodiment, aspacer 130 h is disposed on one of theelectronic device 120 and thesubstrate 110, and thebonding pads 160 are disposed on the other of theelectronic device 120 and thesubstrate 110. Specifically, thespacer 130 h is, for instance, disposed on thesubstrate 110, and thebonding pads 160 are, for instance, disposed on theelectronic device 120, wherein asolder material 150 h is located between thespacer 130 h and thebonding pads 160. Thesubstrate 110 and theelectronic device 120 are electrically connected through thespacer 130 h, thesolder material 150 h, and thebonding pads 160. Here, the height of eachspacer 130 h is H1, the height of eachbonding pad 160 is H2, the height of thesolder material 150 h is H3, and H1>H2>H3. Since the height H1 of thespacer 130 h is greater than the height H3 of thesolder material 150 h, during the reflowing process, there will be noexcessive solder material 150 h in a molten state, and thespacer 130 h may support theelectronic device 120, so as to further stabilize theelectronic device 120 and prevent theelectronic device 120 from being tilted. As such, theelectronic apparatus 100 h provided in one or more embodiments of the disclosure may have a favorable structural reliability. - To sum up, in one or more embodiments of the disclosure, the spacer is disposed between the electronic device and the substrate, so as to effectively control the height and uniformity of the gap between the electronic device and the substrate, whereby the electronic device may be prevented from being tilted. As a result, the electronic device provided in one or more embodiments of the disclosure may have a satisfactory structural reliability.
- Finally, it should be noted that the above embodiments merely serve to illustrate the technical schemes of the disclosure rather than limiting the disclosure. Although the disclosure has been described in detail with reference to the foregoing embodiments, those of ordinary skill in the pertinent art should understand that it is possible to modify the technical schemes described in the foregoing embodiments or equivalently replace some or all of the technical features; and these modifications or replacements do not make the nature of the corresponding technical schemes deviate from the technical schemes of the embodiments provided in the disclosure.
Claims (20)
1. An electronic apparatus, comprising:
a substrate;
a plurality of first bonding pads, disposed on the substrate;
an electronic device, disposed on the substrate and electrically connected to the first bonding pads; and
a first spacer, disposed between the electronic device and the substrate.
2. The electronic apparatus according to claim 1 , wherein the first spacer is disposed between the first bonding pads.
3. The electronic apparatus according to claim 2 , further comprising:
a second spacer, disposed between the first bonding pads.
4. The electronic apparatus according to claim 1 , further comprising:
a second spacer, wherein the first bonding pads are disposed between the first spacer and the second spacer.
5. The electronic apparatus according to claim 1 , wherein the first spacer surrounds the first bonding pads.
6. The electronic apparatus according to claim 1 , further comprising:
a plurality of second bonding pads, disposed on the electronic device, wherein the first spacer is disposed between the second bonding pads and the substrate.
7. The electronic apparatus according to claim 6 , wherein the first spacer comprises a solder ball.
8. The electronic apparatus according to claim 6 , wherein an area of the electronic device is A1, an area of the second bonding pads is A2, and A2>0.3A1.
9. The electronic apparatus according to claim 1 , wherein a shape of the first spacer an H shape, and the first spacer surrounds three side surfaces of the first bonding pads.
10. The electronic apparatus according to claim 9 , wherein an area of the electronic device is A1, an area of the first spacer is A3, and A3>0.5A1.
11. The electronic apparatus according to claim 1 , further comprising:
a plurality of second bonding pads, disposed on the electronic device, wherein the number of the second bonding pads corresponds to the number of the first bonding pads.
12. The electronic apparatus according to claim 11 , wherein the first bonding pads and the second bonding pads are structurally and electrically connected through a plurality of solder materials.
13. The electronic apparatus according to claim 12 , wherein a shape of the first spacer is rectangular, the first spacer has two openings, the first bonding pads, the solder materials, and the second bonding pads are located in the two openings, and the first spacer surrounds the first bonding pads.
14. The electronic apparatus according to claim 13 , wherein an area of the electronic device is A1, an area of the first spacer is A4, and A4>0.5A1.
15. The electronic apparatus according to claim 11 , wherein a shape of the first bonding pads and the second bonding pads is an L shape, an area of the electronic device is A1, and area of the second bonding pads is A2, and A2>0.3A1.
16. The electronic apparatus according to claim 1 , wherein a material of the first spacer comprises a photoresist, a polymer, metal, a film, a tape, a glue, or an underfill.
17. The electronic apparatus according to claim 1 , wherein the number of the first spacer is four, and the four spacers are ball-shaped spacers respectively disposed around the first bonding pads and symmetrically arranged.
18. The electronic apparatus according to claim 1 , wherein an orthogonal area of the first spacer on the substrate is greater than an orthogonal area of the electronic device on the substrate.
19. An electronic apparatus, comprising:
a substrate;
an electronic device, disposed on the substrate;
a plurality of spacers, disposed on one of the electronic device and the substrate; and
a plurality of bonding pads, disposed on the other of the electronic device and the substrate, wherein the substrate and the electronic device are electrically connected through the spacers and the bonding pads.
20. The electronic apparatus according to claim 19 , further comprising a solder material located between one of the spacers and one of the bonding pads, wherein a thickness of one of the spacers is H1, a thickness of one of the bonding pads is H2, a height of the solder material is H3, and H1>H2>H3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/840,622 US20230009719A1 (en) | 2021-07-09 | 2022-06-15 | Electronic apparatus |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202163219832P | 2021-07-09 | 2021-07-09 | |
CN202210380862.6A CN115604938A (en) | 2021-07-09 | 2022-04-12 | Electronic device with a detachable cover |
CN202210380862.6 | 2022-04-12 | ||
US17/840,622 US20230009719A1 (en) | 2021-07-09 | 2022-06-15 | Electronic apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230009719A1 true US20230009719A1 (en) | 2023-01-12 |
Family
ID=82656420
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/840,622 Pending US20230009719A1 (en) | 2021-07-09 | 2022-06-15 | Electronic apparatus |
Country Status (2)
Country | Link |
---|---|
US (1) | US20230009719A1 (en) |
EP (1) | EP4125120A3 (en) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19738399A1 (en) * | 1997-09-03 | 1999-03-04 | Bosch Gmbh Robert | Method for connecting electronic components to a carrier substrate |
US6724084B1 (en) * | 1999-02-08 | 2004-04-20 | Rohm Co., Ltd. | Semiconductor chip and production thereof, and semiconductor device having semiconductor chip bonded to solid device |
US20070235217A1 (en) * | 2006-03-29 | 2007-10-11 | Workman Derek B | Devices with microjetted polymer standoffs |
US9159682B2 (en) * | 2013-09-08 | 2015-10-13 | Freescale Semiconductor, Inc. | Copper pillar bump and flip chip package using same |
US9099364B1 (en) * | 2014-08-15 | 2015-08-04 | Powertech Technology Inc. | MPS-C2 semiconductor device having shorter supporting posts |
-
2022
- 2022-06-15 US US17/840,622 patent/US20230009719A1/en active Pending
- 2022-06-24 EP EP22180899.1A patent/EP4125120A3/en active Pending
Also Published As
Publication number | Publication date |
---|---|
EP4125120A3 (en) | 2023-06-07 |
EP4125120A2 (en) | 2023-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11127341B2 (en) | Light emitting module and display device | |
TW200812448A (en) | Flexible electronic assembly | |
CN110783443B (en) | Micro light-emitting element module | |
US11183622B2 (en) | Micro light-emitting device module | |
US11626549B2 (en) | Micro light-emitting device display apparatus having bump | |
US10497678B2 (en) | Semiconductor package assembly with passive device | |
US20230238252A1 (en) | Manufacturing method of package structure of electronic device | |
US20230009719A1 (en) | Electronic apparatus | |
US20240204159A1 (en) | Light emitting diode device | |
US20230084360A1 (en) | Electronic device and manufacturing method thereof | |
TW202303893A (en) | Electronic device | |
US20240306303A1 (en) | Electronic device | |
US20240274559A1 (en) | Electronic device | |
US20220254763A1 (en) | Electronic device | |
US20240379641A1 (en) | Electronic device with improved structural reliability including electronic component and driving structure coupled via conductor layer | |
EP4040481A1 (en) | Electronic device | |
US20230042300A1 (en) | Electronic device | |
TW202418514A (en) | Electronic device | |
US12141003B2 (en) | Tiling electronic device and manufacturing method thereof | |
US20230307586A1 (en) | Mounting arrangements for semiconductor packages and related methods | |
TW202315479A (en) | Electronic device and manufacturing method thereof | |
US20240094787A1 (en) | Tiling electronic device and manufacturing method thereof | |
TWI819653B (en) | Electronic device and method of forming electronic device | |
TWI854666B (en) | Packaged chip and backlight module including the same | |
TW202437821A (en) | Electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INNOLUX CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHI, JEN-HAI;HSIEH, CHIH-YUNG;HO, CHIA-CHI;REEL/FRAME:060268/0207 Effective date: 20220530 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |