KR900013616A - 집적회로의 배치배선방식 - Google Patents
집적회로의 배치배선방식 Download PDFInfo
- Publication number
- KR900013616A KR900013616A KR1019900001521A KR900001521A KR900013616A KR 900013616 A KR900013616 A KR 900013616A KR 1019900001521 A KR1019900001521 A KR 1019900001521A KR 900001521 A KR900001521 A KR 900001521A KR 900013616 A KR900013616 A KR 900013616A
- Authority
- KR
- South Korea
- Prior art keywords
- buffers
- integrated circuit
- wiring
- clock
- buffer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Nonlinear Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1도는 본 발명에 따른 집적회로의 배치배선방식의 기본원리도,
제 2도는 본 발명에 따른 집접회로의 배치방식에 있어서 2단째 각 버퍼를 논리회로영역의 두변 주위에 배치한 실시예를 나타낸 도면.
제 3도는 2단째의 각 버퍼를 논리회로영역의 세변 주위에 배치한 실시예를 나타낸 도면.
제 4도는 2단째의 각 버퍼를 논리 회로영역의 네변 주위에 배치한 실시예를 나타낸 도면.
Claims (7)
- 클럭신호입력용 패드부(1)와, 입력측이 이 클럭신호입력용 패드부(1)에 접속된 초단버퍼(2-1) 및, 이 초단버퍼(2-1)에서 발생된 출력에 의해 구동되는 2단째의 복수(複數)의 버퍼로 이루어진 클럭공급회로 (3-1,3-2,3-3)와 이 클럭공급회로(3-1,3-2,3-3)로부터 클럭신호가 공급되는 논리회로 영역(4)을 구비한 집적회로에 있어서, 적어도 상기 초단버퍼(2-1) 및 2단째의 각 버퍼(3-1,3-2,3-3)와 그 사이를 연결하는 배선이 상기 논리회로영역(4)에 인접하여 그 주변에 배치배선된 것을 특징으로 하는 집적회로의 배치배선방식.
- 제1항에있어서, 상기 논리회로영역(4)의 주변에 배치된 버퍼(2-1,3-2,3-2...)가 전원배선(92)아래에 배치된 것을 특징으로 하는 집적회로의 배치배선방식.
- 제 1항에 있어서, 상기 논리회로영역(4)의 전원선(101) 및 상기 논리회로영역(4)의 주변에 배치된 복수의 상기 버퍼(2-1,3-1,3-2.....)의 전원선(102)이 집적회로의 기판(5′)상에서 분리되어 있는 것을 특징으로 하는 집적회로의 배치배선방식.
- 제 1항에 있어서, 상기 2단째의 각 버퍼(3-1,3-2,3-3....)에 접속된 부하용량이 각각 다를 경우, 유사부하용량(8;類似負荷容量)을 조정함으로써 부하용량을 동일하게 하는 것을 특징으로 하는 집적회로의 배치배선방식.
- 상기 제 1항에 있어서 상기 2단째의 각 버퍼(3-1,3-2,3-3,...)의 구동능력을 전부 동일하게 하고, 이 2단째의 각 버퍼(3-1,3-2,3-3,...)의 출력측 클럭배선을 그것에 접속된 부하의 크기에 맞도록 우회시킴으로써 클럭의 시간오차를 방지하도록 된 것을 특징으로 하는 집적회로의 배치배선방식.
- 제 1항에 있어서, 상기 2단째의 각 버퍼(3-1,3-2,3-2,....)를 구성하는 MOS트랜지스터의 게이트 길이가 다른 MOS트랜지스터의 게이트 길이보다 길게 형성되어 있는 것을 특징으로 하는 집적회로의 배치배선방식.
- 제 1항에 있어서, 상기 초단버퍼로부터 2단째의 각 버퍼까지의 배선길이가 동일한 것을 특징으로 하는 집적회로의 배치배선방식.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1029190A JPH0824143B2 (ja) | 1989-02-08 | 1989-02-08 | 集積回路の配置配線方式 |
JP89-29190 | 1989-02-08 | ||
JP01-29190 | 1989-02-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR900013616A true KR900013616A (ko) | 1990-09-06 |
KR930008646B1 KR930008646B1 (ko) | 1993-09-11 |
Family
ID=12269283
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019900001521A KR930008646B1 (ko) | 1989-02-08 | 1990-02-07 | 집적회로의 배치배선방식 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5172330A (ko) |
JP (1) | JPH0824143B2 (ko) |
KR (1) | KR930008646B1 (ko) |
Families Citing this family (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2545626B2 (ja) * | 1990-02-07 | 1996-10-23 | 三菱電機株式会社 | ゲートアレイ |
JPH04250660A (ja) * | 1991-01-25 | 1992-09-07 | Matsushita Electron Corp | 半導体集積回路装置 |
JPH04256338A (ja) * | 1991-02-08 | 1992-09-11 | Nec Corp | 集積回路の自動レイアウト方式 |
US5339253A (en) * | 1991-06-14 | 1994-08-16 | International Business Machines Corporation | Method and apparatus for making a skew-controlled signal distribution network |
JP3026387B2 (ja) * | 1991-08-23 | 2000-03-27 | 沖電気工業株式会社 | 半導体集積回路 |
JP3048471B2 (ja) * | 1992-09-08 | 2000-06-05 | 沖電気工業株式会社 | クロック供給回路及びクロックスキュー調整方法 |
JP2826446B2 (ja) * | 1992-12-18 | 1998-11-18 | 三菱電機株式会社 | 半導体集積回路装置及びその設計方法 |
US6002268A (en) * | 1993-01-08 | 1999-12-14 | Dynachip Corporation | FPGA with conductors segmented by active repeaters |
US5355035A (en) * | 1993-01-08 | 1994-10-11 | Vora Madhukar B | High speed BICMOS switches and multiplexers |
JP3224885B2 (ja) * | 1993-01-14 | 2001-11-05 | 三菱電機株式会社 | 集積回路装置及びその設計方法 |
US5430397A (en) * | 1993-01-27 | 1995-07-04 | Hitachi, Ltd. | Intra-LSI clock distribution circuit |
US6223147B1 (en) * | 1993-03-31 | 2001-04-24 | Intel Corporation | Multiple use chip socket for integrated circuits and the like |
JP3318084B2 (ja) * | 1993-05-07 | 2002-08-26 | 三菱電機株式会社 | 信号供給回路 |
DE4447848B4 (de) * | 1993-06-30 | 2005-10-27 | Intel Corporation, Santa Clara | Taktverteilungssystem für einen Mikroprozessor |
DE4422456B4 (de) * | 1993-06-30 | 2004-07-01 | Intel Corporation, Santa Clara | Taktverteilungssystem für einen Mikroprozessor |
US5586307A (en) * | 1993-06-30 | 1996-12-17 | Intel Corporation | Method and apparatus supplying synchronous clock signals to circuit components |
US5467033A (en) * | 1993-07-02 | 1995-11-14 | Tandem Computers Incorporated | Chip clock skew control method and apparatus |
US5448208A (en) * | 1993-07-15 | 1995-09-05 | Nec Corporation | Semiconductor integrated circuit having an equal propagation delay |
US5564022A (en) * | 1994-02-09 | 1996-10-08 | Intel Corporation | Method and apparatus for automatically inserting clock buffers into a logic block to reduce clock skew |
US5801561A (en) * | 1995-05-01 | 1998-09-01 | Intel Corporation | Power-on initializing circuit |
US5652529A (en) * | 1995-06-02 | 1997-07-29 | International Business Machines Corporation | Programmable array clock/reset resource |
US5570045A (en) * | 1995-06-07 | 1996-10-29 | Lsi Logic Corporation | Hierarchical clock distribution system and method |
US5627482A (en) * | 1996-02-07 | 1997-05-06 | Ceridian Corporation | Electronic digital clock distribution system |
JP3635768B2 (ja) * | 1996-03-05 | 2005-04-06 | ヤマハ株式会社 | 半導体集積回路 |
US5790841A (en) * | 1996-04-15 | 1998-08-04 | Advanced Micro Devices, Inc. | Method for placement of clock buffers in a clock distribution system |
US6157237A (en) * | 1996-05-01 | 2000-12-05 | Sun Microsystems, Inc. | Reduced skew control block clock distribution network |
JP3556416B2 (ja) * | 1996-11-29 | 2004-08-18 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
JPH10163458A (ja) * | 1996-11-29 | 1998-06-19 | Mitsubishi Electric Corp | クロックドライバ回路及び半導体集積回路装置 |
JPH11175183A (ja) * | 1997-12-12 | 1999-07-02 | Fujitsu Ltd | 半導体集積回路におけるクロック分配回路 |
US6114877A (en) * | 1998-06-03 | 2000-09-05 | Agilent Technologies, Inc. | Timing circuit utilizing a clock tree as a delay device |
US6300807B1 (en) * | 1998-09-04 | 2001-10-09 | Hitachi, Ltd. | Timing-control circuit device and clock distribution system |
US6573757B1 (en) | 2000-09-11 | 2003-06-03 | Cypress Semiconductor Corp. | Signal line matching technique for ICS/PCBS |
US20030037271A1 (en) * | 2001-08-15 | 2003-02-20 | Dean Liu | Reducing clock skew by power supply isolation |
JP3767520B2 (ja) * | 2002-06-12 | 2006-04-19 | 日本電気株式会社 | 集積回路装置 |
KR100429891B1 (ko) * | 2002-07-29 | 2004-05-03 | 삼성전자주식회사 | 클럭 스큐를 최소화하기 위한 격자형 클럭 분배망 |
DE102004014472B4 (de) * | 2004-03-24 | 2012-05-03 | Infineon Technologies Ag | Anwendungsspezifischer integrierter Halbleiter-Schaltkreis |
US20080229266A1 (en) * | 2006-12-14 | 2008-09-18 | International Business Machines Corporation | Design Structure for a Clock Distribution Network, Structure, and Method for Providing Balanced Loading in Integrated Circuit Clock Trees |
US20080229265A1 (en) * | 2006-12-14 | 2008-09-18 | International Business Machines Corporation | Design Structure for a Clock Distribution Network, Structure, and Method for Providing Balanced Loading in Integrated Circuit Clock Trees |
US7479819B2 (en) * | 2006-12-14 | 2009-01-20 | International Business Machines Corporation | Clock distribution network, structure, and method for providing balanced loading in integrated circuit clock trees |
US9349682B2 (en) | 2014-02-27 | 2016-05-24 | Mediatek Inc. | Semiconductor chip and semiconductor chip package each having signal paths that balance clock skews |
FR3024619B1 (fr) * | 2014-08-01 | 2016-07-29 | Pyxalis | Circuit integre photorepete avec compensation des retards de propagation de signaux, notamment de signaux d'horloge |
CN112464612B (zh) * | 2020-11-26 | 2023-01-24 | 海光信息技术股份有限公司 | 时钟绕线方法、装置以及时钟树 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55115352A (en) * | 1979-02-27 | 1980-09-05 | Fujitsu Ltd | Clock distributing circuit of ic device |
JPH0630377B2 (ja) * | 1984-06-15 | 1994-04-20 | 株式会社日立製作所 | 半導体集積回路装置 |
JPS6182525A (ja) * | 1984-09-29 | 1986-04-26 | Toshiba Corp | 半導体集積回路装置 |
JPS6369262A (ja) * | 1986-09-10 | 1988-03-29 | Hitachi Ltd | 半導体集積回路 |
JPH083773B2 (ja) * | 1987-02-23 | 1996-01-17 | 株式会社日立製作所 | 大規模半導体論理回路 |
US4857765A (en) * | 1987-11-17 | 1989-08-15 | International Business Machines Corporation | Noise control in an integrated circuit chip |
US5012427A (en) * | 1988-01-30 | 1991-04-30 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit and method of manufacturing the same |
JPH077808B2 (ja) * | 1988-03-29 | 1995-01-30 | 株式会社東芝 | 集積回路 |
JPH0736422B2 (ja) * | 1988-08-19 | 1995-04-19 | 株式会社東芝 | クロック供給回路 |
-
1989
- 1989-02-08 JP JP1029190A patent/JPH0824143B2/ja not_active Expired - Fee Related
-
1990
- 1990-01-31 US US07/473,034 patent/US5172330A/en not_active Expired - Lifetime
- 1990-02-07 KR KR1019900001521A patent/KR930008646B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JPH0824143B2 (ja) | 1996-03-06 |
KR930008646B1 (ko) | 1993-09-11 |
JPH02208956A (ja) | 1990-08-20 |
US5172330A (en) | 1992-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900013616A (ko) | 집적회로의 배치배선방식 | |
KR850005059A (ko) | 스위칭 잡음을 감소시킨 lsi 게이트 어레이 | |
KR880010573A (ko) | 대규모 반도체 논리장치 | |
JPH055407B2 (ko) | ||
KR890017794A (ko) | 마스터-슬라이스형 반도체집적회로 | |
KR920013441A (ko) | 반도체집적회로 | |
US5059830A (en) | Integrated circuit using bus driver having reduced area | |
KR970051163A (ko) | 반도체 메모리장치 | |
EP0041844A2 (en) | Semiconductor integrated circuit devices | |
JPH0389624A (ja) | 半導体集積回路 | |
KR960042745A (ko) | 다수개의 스위칭 수단을 가지는 다용도 패드를 구비한 반도체 메모리장치 | |
KR930006875A (ko) | 집적회로 | |
KR960003100A (ko) | 집적논리회로 및 논리 어레이 | |
JP3038757B2 (ja) | シフトレジスタ回路 | |
JP3878285B2 (ja) | 半導体装置の信号ライン駆動回路 | |
JP3233627B2 (ja) | 半導体装置 | |
KR970024017A (ko) | 반도체장치 | |
KR870008326A (ko) | 반도체 집적회로 장치 | |
JPS6182455A (ja) | 半導体集積回路装置 | |
JPH04145720A (ja) | 論理回路 | |
JP3436229B2 (ja) | 半導体装置 | |
KR19980032265A (ko) | 컨트롤가능한 주파수를 갖는 링 발진기 | |
KR970018486A (ko) | 개선된 내부전원라인구조를 가진 반도체 장치 | |
KR920702546A (ko) | 지연측정 논리 회로를 갖은 반도체 장치 | |
KR970012740A (ko) | 데이타 출력 구동회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20070828 Year of fee payment: 15 |
|
LAPS | Lapse due to unpaid annual fee |