[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR880013248A - Logic Device Integrated Circuit - Google Patents

Logic Device Integrated Circuit Download PDF

Info

Publication number
KR880013248A
KR880013248A KR870004254A KR870004254A KR880013248A KR 880013248 A KR880013248 A KR 880013248A KR 870004254 A KR870004254 A KR 870004254A KR 870004254 A KR870004254 A KR 870004254A KR 880013248 A KR880013248 A KR 880013248A
Authority
KR
South Korea
Prior art keywords
integrated circuit
logic device
device integrated
transistor
gates
Prior art date
Application number
KR870004254A
Other languages
Korean (ko)
Other versions
KR890003528B1 (en
Inventor
이희
민병언
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019870004254A priority Critical patent/KR890003528B1/en
Publication of KR880013248A publication Critical patent/KR880013248A/en
Application granted granted Critical
Publication of KR890003528B1 publication Critical patent/KR890003528B1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Logic Circuits (AREA)

Abstract

내용 없음No content

Description

논리소자 접적회로Logic element integrated circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 도는 종래의 익스클루시브-노아게이트의 회로도, 제 2 도는 본 발명의 회로도, 제 3 도는 본 발명의 실시예에 의한 다입력 비교 논리회로도.1 is a circuit diagram of a conventional exclusive-nogate; FIG. 2 is a circuit diagram of the present invention; and FIG. 3 is a multi-input comparison logic circuit according to an embodiment of the present invention.

Claims (1)

입력신호(X,Y)가 각 트랜지스터 (N7, N8)의 게이트와 인버어터(IN1, IN2)를 통해서 트랜지스터(N6, N9)의 게이트에 인가되도록 연결되고, 트랜지스터(N8, N9)의 소오스가 접지(GND)에 연결되며, 주기적으로 하이상태(H)의 전압이 인가되도록 전지충전용 트랜지스터(P6)의 드레인과 트랜지스터(N6, N7)의 드레인이 연결되어 익스클루비스-노아게이트이 논리동작으로 하는것을 특징으로 하는 논리소자 집적회로.The input signals X and Y are connected to be applied to the gates of the transistors N 6 and N 9 through the gates and the inverters IN 1 and IN 2 of the transistors N 7 and N 8 , and the transistor N The source of 8 , N 9 is connected to ground (GND), and the drain of the battery charging transistor (P 6 ) and the drain of the transistor (N 6 , N 7 ) are periodically applied so that the voltage of the high state (H) is periodically applied. A logic element integrated circuit characterized in that the exclubis-Noah gate is connected to the logic operation. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870004254A 1987-04-30 1987-04-30 I.c. for gate KR890003528B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870004254A KR890003528B1 (en) 1987-04-30 1987-04-30 I.c. for gate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870004254A KR890003528B1 (en) 1987-04-30 1987-04-30 I.c. for gate

Publications (2)

Publication Number Publication Date
KR880013248A true KR880013248A (en) 1988-11-30
KR890003528B1 KR890003528B1 (en) 1989-09-23

Family

ID=19261103

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870004254A KR890003528B1 (en) 1987-04-30 1987-04-30 I.c. for gate

Country Status (1)

Country Link
KR (1) KR890003528B1 (en)

Also Published As

Publication number Publication date
KR890003528B1 (en) 1989-09-23

Similar Documents

Publication Publication Date Title
KR900002328A (en) Sensing circuit
KR910003940A (en) Semiconductor integrated circuit
KR900013380A (en) Voltage control circuit
KR870011616A (en) Sense amplifier
KR890013862A (en) Voltage level conversion circuit
KR880011809A (en) Nonvolatile Semiconductor Memory
KR900002558A (en) Output circuit
KR910010268A (en) Current mirror circuit
KR910008863A (en) Semiconductor integrated circuit
KR920009078A (en) Dual Voltage Source Interface Circuit
KR940004833A (en) Latch-up Reduction Output Driver and Latch-up Reduction Method of CMOS Circuit
KR880013248A (en) Logic Device Integrated Circuit
KR920010907A (en) Free charge circuit
KR880004484A (en) Memory cell circuit
KR890001283A (en) Generator circuit
KR870003623A (en) Schmidt Circuit
KR910017424A (en) Memory cell circuit of semiconductor integrated circuit device
KR870000804A (en) CMOS power-on detection circuit
JPS5486239A (en) Semiconductor integrated circuit
KR850004876A (en) Static Memory Cell with Double Polycrystalline Structure
SU1182665A1 (en) Element having three states
KR940010511A (en) Output port circuit of semiconductor device
KR940008135A (en) MOS field effect transistor
KR900019021A (en) Data Output Buffer Using Junction Field Effect Transistor
KR930014570A (en) Output buffer circuit

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
O035 Opposition [patent]: request for opposition

Free format text: OPPOSITION NUMBER: 001989000479; OPPOSITION DATE: 19891122

E701 Decision to grant or registration of patent right
O073 Decision to grant registration after opposition [patent]: decision to grant registration
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050802

Year of fee payment: 17

LAPS Lapse due to unpaid annual fee