JPS57209525A - Access controlling system for channel buffer - Google Patents
Access controlling system for channel bufferInfo
- Publication number
- JPS57209525A JPS57209525A JP56095679A JP9567981A JPS57209525A JP S57209525 A JPS57209525 A JP S57209525A JP 56095679 A JP56095679 A JP 56095679A JP 9567981 A JP9567981 A JP 9567981A JP S57209525 A JPS57209525 A JP S57209525A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- chb3
- stored
- data
- channel buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To improve the throughput of a channel, by controlling a channel buffer to be adapted to the property of accessing, through the use of the channel buffer in channel unit or the like with specific discriminating information. CONSTITUTION:When a fetch and access request from a channel 10 comes, a prescribed amount of data to be consecutive including fetched request data is loaded from a main storage device 1 to a channel buffer CHB3. When a storage access request comes from the channel 10, the stored data is once stored in the CHB3 and stored to the main storage device 1 when a prescribed amount of stored data is stored in the CHB3. In such a computor system, the CHB3 is used for the channel 10 or input and output devices with unit split by using discriminating information which can specify the channel 10 or the input and output device unequivocally based on the address referring the CHB3.
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56095679A JPS57209525A (en) | 1981-06-19 | 1981-06-19 | Access controlling system for channel buffer |
CA000404364A CA1187198A (en) | 1981-06-15 | 1982-06-03 | System for controlling access to channel buffers |
EP82302979A EP0067657B1 (en) | 1981-06-15 | 1982-06-09 | Computer system |
DE8282302979T DE3278336D1 (en) | 1981-06-15 | 1982-06-09 | Computer system |
AU84782/82A AU535717B2 (en) | 1981-06-15 | 1982-06-10 | Computer system |
ES513068A ES8305516A1 (en) | 1981-06-15 | 1982-06-14 | Computer system. |
US06/388,195 US4453216A (en) | 1981-06-15 | 1982-06-14 | Access control system for a channel buffer |
BR8203488A BR8203488A (en) | 1981-06-15 | 1982-06-14 | COMPUTER SYSTEM |
KR8202655A KR880000361B1 (en) | 1981-06-15 | 1982-06-15 | Computer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56095679A JPS57209525A (en) | 1981-06-19 | 1981-06-19 | Access controlling system for channel buffer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57209525A true JPS57209525A (en) | 1982-12-22 |
JPS614134B2 JPS614134B2 (en) | 1986-02-07 |
Family
ID=14144183
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56095679A Granted JPS57209525A (en) | 1981-06-15 | 1981-06-19 | Access controlling system for channel buffer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57209525A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59208630A (en) * | 1983-05-13 | 1984-11-27 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Data processing system |
-
1981
- 1981-06-19 JP JP56095679A patent/JPS57209525A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59208630A (en) * | 1983-05-13 | 1984-11-27 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Data processing system |
JPH0317145B2 (en) * | 1983-05-13 | 1991-03-07 | Intaanashonaru Bijinesu Mashiinzu Corp |
Also Published As
Publication number | Publication date |
---|---|
JPS614134B2 (en) | 1986-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56140452A (en) | Memory protection system | |
ES8801049A1 (en) | Interface arrangement. | |
JPS57141776A (en) | Image information storage and retrieval system | |
JPS57209525A (en) | Access controlling system for channel buffer | |
JPS564857A (en) | Access system for memory unit | |
JPS55123739A (en) | Memory content prefetch control system | |
JPS56169281A (en) | Data processor | |
JPS5730169A (en) | Cash memory control system | |
JPS6429933A (en) | Store buffer controller for buffer storage system | |
JPS56157520A (en) | Dma system without cycle steal | |
JPS55108030A (en) | Data transfer control system | |
JPS55115137A (en) | Format control system | |
JPS56129473A (en) | Facsimile device with memory device | |
JPS5577072A (en) | Buffer memory control system | |
JPS6448164A (en) | Processing end interrupt control system | |
JPS5712469A (en) | Buffer memory control system | |
JPS5457926A (en) | Dynamic buffer memory control system | |
JPS55157056A (en) | Disc cash control system | |
JPS5733476A (en) | Buffer memory control system | |
JPS57137938A (en) | Data processor | |
JPS5633726A (en) | Inter-computer channel connecting system | |
JPS57111746A (en) | Instruction parallel execution system | |
JPS6468868A (en) | Buffer control system for bus adapter | |
JPS57209545A (en) | Data processing system | |
JPS56157518A (en) | Communication device between processing devices |