JP3349308B2 - Photovoltaic element - Google Patents
Photovoltaic elementInfo
- Publication number
- JP3349308B2 JP3349308B2 JP27899195A JP27899195A JP3349308B2 JP 3349308 B2 JP3349308 B2 JP 3349308B2 JP 27899195 A JP27899195 A JP 27899195A JP 27899195 A JP27899195 A JP 27899195A JP 3349308 B2 JP3349308 B2 JP 3349308B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- amorphous silicon
- thin film
- layer
- amorphous semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000758 substrate Substances 0.000 claims description 55
- 239000004065 semiconductor Substances 0.000 claims description 42
- 239000010409 thin film Substances 0.000 claims description 34
- 230000002093 peripheral effect Effects 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 54
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 23
- 239000010408 film Substances 0.000 description 15
- 238000000034 method Methods 0.000 description 12
- 238000006243 chemical reaction Methods 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 9
- 229910021419 crystalline silicon Inorganic materials 0.000 description 7
- 239000007789 gas Substances 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 5
- 150000003377 silicon compounds Chemical class 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010348 incorporation Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000012495 reaction gas Substances 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 238000005275 alloying Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 238000009776 industrial production Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910000073 phosphorus hydride Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 238000009751 slip forming Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/20—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
- H01L31/202—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials including only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
- H01L31/035281—Shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
- H01L31/0747—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/548—Amorphous silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Energy (AREA)
- Manufacturing & Machinery (AREA)
- Photovoltaic Devices (AREA)
Description
【0001】[0001]
【発明の属する技術分野】本発明は、太陽電池等の光起
電力素子に関するものであり、特に結晶半導体と非晶質
半導体とを組合せて構成されるヘテロ接合を有する光起
電力素子に関するものである。The present invention relates are those concerning the photovoltaic element such as a solar cell, photovoltaic element having a heterojunction constituted by particular combination of a crystalline semiconductor and the amorphous semiconductor it relates to.
【0002】[0002]
【従来の技術】近年光起電力素子として、単結晶シリコ
ンや多結晶シリコン等の結晶系シリコンを用いた太陽電
池の研究および実用化が盛んに行なわれている。中で
も、非晶質シリコンと結晶系シリコンとを組合せること
により構成されたヘテロ接合を有する太陽電池は、その
接合を200℃以下の低温プロセスで形成することがで
き、かつ、高い変換効率が得られることから、注目を集
めている。2. Description of the Related Art In recent years, solar cells using crystalline silicon such as monocrystalline silicon and polycrystalline silicon as photovoltaic elements have been actively researched and put to practical use. Above all, a solar cell having a heterojunction formed by combining amorphous silicon and crystalline silicon can form the junction by a low-temperature process of 200 ° C. or lower and achieve high conversion efficiency. Because of that, it is attracting attention.
【0003】さらに、結晶系シリコンと非晶質シリコン
とのヘテロ接合界面に薄い真性非晶質シリコンを挿入す
ることにより、太陽電池の特性が特に改善されることが
知られている。Further, it is known that the characteristics of a solar cell are particularly improved by inserting thin intrinsic amorphous silicon into a heterojunction interface between crystalline silicon and amorphous silicon.
【0004】一方、従来の非晶質半導体と結晶系シリコ
ンとを組合せた光起電力素子の製造においては、結晶系
シリコンのみからなる光起電力素子と異なり、結晶系シ
リコン基板上に接合形成のための非晶質シリコン層や導
電性薄膜を形成する必要がある。On the other hand, in the production of a conventional photovoltaic device combining an amorphous semiconductor and crystalline silicon, unlike a photovoltaic device consisting of only crystalline silicon, a junction is formed on a crystalline silicon substrate. It is necessary to form an amorphous silicon layer and a conductive thin film for this purpose.
【0005】ここで、従来、基板上にこれらの膜を形成
する際には、プラズマCVD法、スパッタ法あるいは蒸
着法等の製造法を用いるために、非晶質シリコン層や導
電性薄膜が基板の表面のみならず側面あるいは裏面に回
り込んでしまい、これらを介して素子の短絡が生じると
いう問題があった。Here, conventionally, when these films are formed on a substrate, a manufacturing method such as a plasma CVD method, a sputtering method, or a vapor deposition method is used. In this case, there is a problem that the wraparound occurs not only on the front surface but also on the side surface or the back surface, and a short circuit of the element occurs through these.
【0006】そこで、従来、たとえば、「太陽エネルギ
ー工学」(培風館、p221)や「太陽エネルギーへの
挑戦」(清文社、p50)に示されているように、金属
等のマスクで基板の周端部を覆いながら膜の形成を行な
うことにより、上述した膜の側面あるいは裏面への回込
みを防止していた。Therefore, conventionally, as shown in, for example, "Solar Energy Engineering" (Baifukan, p. 221) and "Challenge to Solar Energy" (Seifunsha, p. The formation of the film while covering the portion prevents the above-mentioned wraparound of the film on the side surface or the back surface.
【0007】図8は、このようなマスクを用いた従来の
方法により製造された光起電力素子の一例の構造を示す
断面図である。FIG. 8 is a sectional view showing an example of the structure of a photovoltaic element manufactured by a conventional method using such a mask.
【0008】図8を参照して、この光起電力素子は、n
型結晶シリコン基板7表面上に、真性非晶質シリコン層
8、p型非晶質シリコン層9、導電性薄膜3および集電
極4が順次形成され、一方、結晶シリコン基板7裏面上
には、真性非晶質シリコン層8、n型非晶質シリコン層
10、導電性薄膜3および裏面電極5が、順次形成され
ていた。Referring to FIG. 8, this photovoltaic element has n
On the surface of the crystalline silicon substrate 7, an intrinsic amorphous silicon layer 8, a p-type amorphous silicon layer 9, a conductive thin film 3 and a collecting electrode 4 are sequentially formed. The intrinsic amorphous silicon layer 8, the n-type amorphous silicon layer 10, the conductive thin film 3, and the back electrode 5 were sequentially formed.
【0009】[0009]
【発明が解決しようとする課題】しかしながら、図8に
示す従来の光起電力素子においては、基板1の周縁部分
Aには非晶質シリコン層9,10および導電性薄膜3等
が形成されないため、この部分Aは無発電層あるいは高
抵抗層となり、損失部分となってしまう。その結果、有
効面積が減少し、変換効率が低下してしまうという問題
があった。However, in the conventional photovoltaic device shown in FIG. 8, the amorphous silicon layers 9, 10 and the conductive thin film 3 are not formed on the peripheral portion A of the substrate 1. This portion A becomes a non-power generation layer or a high resistance layer and becomes a loss portion. As a result, there is a problem that the effective area is reduced and the conversion efficiency is reduced.
【0010】さらに、導電性薄膜3は、反射防止膜とし
ての役割も果たしているため、このように導電性薄膜3
の形成されない部分ができると、反射損が生じ、光閉じ
込め性能が低下するという問題もあった。Further, since the conductive thin film 3 also plays a role as an antireflection film, the conductive thin film 3
When a portion where no is formed is formed, there is a problem that reflection loss occurs and light confinement performance is reduced.
【0011】一方、一般に工業的生産を考えた場合に
は、マスクを使用する工程は少ない方が好ましいため、
このようなマスクを多用する製造方法は、量産性に乏し
いという問題もあった。On the other hand, in general, when industrial production is considered, it is preferable that the number of steps using a mask is small.
Such a manufacturing method that frequently uses a mask has a problem that mass productivity is poor.
【0012】この発明の目的は、上述した問題点を解決
し、変換効率および光閉じ込め性能が向上した光起電力
素子、およびこれらの量産性に優れた製造方法を提供す
ることにある。An object of the present invention is to provide a photovoltaic element which solves the above-mentioned problems and has improved conversion efficiency and optical confinement performance, and a method of manufacturing these elements excellent in mass productivity.
【0013】[0013]
【課題を解決するための手段】請求項1の発明による光
起電力素子は、一導電型の結晶系半導体基板の第1の主
面上から基板の側面にまで回込んで形成された他導電型
の非晶質半導体層と導電性薄膜とからなる第1の積層体
と、結晶系半導体の第2の主面上から基板の側面にまで
回込んで形成された同導電型の非晶質半導体層と導電性
薄膜とからなる第2の積層体と、を備えた光起電力素子
であって、基板と前記他導電型の非晶質半導体層との間
に真性非晶質半導体層を備え、基板の第1の主面上にお
ける周縁部分に、第1の積層体を除去し真性非晶質半導
体層にまで達する溝が形成されたことを特徴としてい
る。A photovoltaic device according to the present invention comprises a first conductive type crystalline semiconductor substrate .
Other conductivity type formed by turning up from the surface to the side of the substrate
Laminate comprising an amorphous semiconductor layer and a conductive thin film
From the second main surface of the crystalline semiconductor to the side surface of the substrate
Amorphous semiconductor layer of the same conductivity type formed by wraparound and conductivity
A second stack of a thin film, a photovoltaic element comprising a between the amorphous semiconductor layer of the substrate and the other conductivity type
And an intrinsic amorphous semiconductor layer on the first main surface of the substrate.
The first laminated body is removed at the peripheral portion of
It is characterized in that a groove reaching the body layer is formed.
【0014】請求項2の発明による光起電力素子は、一
導電型の結晶系半導体基板の第1の主面上から基板の側
面にまで回込んで形成された他導電型の非晶質半導体層
と導電性薄膜とからなる第1の積層体と、結晶系半導体
の第2の主面上から基板の側面にまで回込んで形成され
た同導電型の非晶質半導体層と導電性薄膜とからなる第
2の積層体と、を備えた光起電力素子であって、基板と
同導電型の非晶質半導体層との間に真性非晶質半導体層
を備え、基板の第2の主面上における周縁部分に、第2
の積層体を除去し真性非晶質半導体層にまで達する溝が
形成されていることを特徴としている。[0014] Photovoltaic devices according to the invention of claim 2 is one
From the first main surface of the conductive type crystalline semiconductor substrate to the substrate side
Amorphous semiconductor layer of other conductivity type formed by wrapping around the surface
Laminate comprising a conductive layer and a conductive thin film, and a crystalline semiconductor
From the second main surface to the side surface of the substrate.
Composed of an amorphous semiconductor layer of the same conductivity type and a conductive thin film.
A photovoltaic device comprising:
Intrinsic amorphous semiconductor layer between the same conductivity type amorphous semiconductor layer
And a second peripheral surface on the second main surface of the substrate.
The groove reaching the intrinsic amorphous semiconductor layer by removing the stacked body of
It is characterized by being formed .
【0015】[0015]
【0016】[0016]
【0017】[0017]
【0018】[0018]
【0019】[0019]
【0020】[0020]
【0021】[0021]
【0022】この発明による光起電力素子は、結晶半導
体基板上に形成された非晶質半導体層と導電性薄膜とか
らなる積層体の周縁部分に、積層体を除去した溝が形成
される。In the photovoltaic device according to the present invention, a groove from which the laminate is removed is formed at the periphery of the laminate comprising the amorphous semiconductor layer and the conductive thin film formed on the crystalline semiconductor substrate.
【0023】そのため、導電性薄膜または非晶質半導体
層の回込みによる漏れ電流がなくなるため、接合の短絡
が防止される。As a result, leakage current due to the incorporation of the conductive thin film or the amorphous semiconductor layer is eliminated, so that a short circuit at the junction is prevented.
【0024】ここで、溝の深さは、少なくとも真性非晶
質半導体層に達するまでの深さであればよい。真性非晶
質半導体層は高抵抗であるため、回込み部分を必ずしも
除去しなくても短絡することがないからである。Here, the depth of the groove may be at least a depth to reach the intrinsic amorphous semiconductor layer. This is because the intrinsic amorphous semiconductor layer has a high resistance, so that a short circuit does not occur even if the wraparound portion is not necessarily removed.
【0025】また、この発明において、当該溝の形成
は、たとえばレーザ照射により行なうことができる。レ
ーザ照射による切断除去の場合、切断幅は100〜20
0μmまで得ることができる。その結果、有効面積が拡
大し、変換効率の向上が期待できるとともに、光閉じ込
め性能の向上も期待できる。In the present invention, the formation of the groove can be performed by, for example, laser irradiation. In the case of cutting removal by laser irradiation, the cutting width is 100 to 20
It can be obtained up to 0 μm. As a result, the effective area is increased, the conversion efficiency can be improved, and the light confinement performance can be improved.
【0026】なお、レーザを用いた膜の除去方法として
は、たとえば、特開昭60−260392号には導電膜
の除去技術が、またUSP4824488には非晶質半
導体層の除去技術が開示されている。しかし、これらの
技術はいずれも、集積型太陽電池の接合形成にレーザを
用いたものである。As a method of removing a film using a laser, for example, Japanese Patent Application Laid-Open No. 60-260392 discloses a technique for removing a conductive film, and US Pat. No. 4,824,488 discloses a technique for removing an amorphous semiconductor layer. I have. However, all of these techniques use a laser for forming a junction of an integrated solar cell.
【0027】これに対して、本願発明は、太陽電池セル
の表裏の接合分離のために、レーザを用いることによ
り、太陽電池の特性向上に大きな効果を奏するものであ
る。On the other hand, according to the present invention, a laser is used to separate the front and back surfaces of the solar cell, thereby greatly improving the characteristics of the solar cell.
【0028】また、この発明によれば、製造工程におい
てマスクの使用が不要となることから、量産性の向上に
もつながる。Further, according to the present invention, it is not necessary to use a mask in a manufacturing process, which leads to improvement in mass productivity.
【0029】[0029]
【0030】[0030]
【0031】この発明によれば、製造工程においてマス
クの使用が不要となる上に、一度に複数の結晶半導体基
板を対象としてレーザ照射することも可能となることか
ら、特に量産性の向上に効果がある。According to the present invention, it is not necessary to use a mask in the manufacturing process, and it is possible to irradiate a plurality of crystalline semiconductor substrates at once with a laser. There is.
【0032】[0032]
(実施例1)図1は、本発明による光起電力素子の一例
の製造工程を示す断面図である。(Embodiment 1) FIG. 1 is a sectional view showing a manufacturing process of an example of a photovoltaic device according to the present invention.
【0033】以下、図1を参照して、本発明による光起
電力素子の一例の製造方法について説明する。Hereinafter, a method of manufacturing an example of a photovoltaic device according to the present invention will be described with reference to FIG.
【0034】まず、結晶系半導体基板として、比抵抗が
0.1〜10Ωcm、大きさが10cm角、厚さが20
0〜400μmのn型単結晶シリコン基板7を使用し、
プラズマCVD装置内にマスクを使用しないで設置し、
該装置内を真空排気した後、約120〜270℃に加熱
した。次に、前述のプラズマCVD装置内でグロー放電
を発生させ、そのプラズマのエネルギによってシランな
どのシリコン化合物ガスを分解し、250Å以下の真性
非晶質シリコン層8を、前述のn型単結晶シリコン基板
7の第1の主面上に形成した。引続いて、形成した真性
非晶質シリコン層8上に、単結晶シリコン基板7と異な
る導電型となるp型非晶質シリコン層9を、真性非晶質
シリコン層8と同様にプラズマCVD法によって形成し
た。反応ガスとしては、ジボランガスが添加された前述
のシリコン化合物ガスを用いた。First, as a crystalline semiconductor substrate, the resistivity is 0.1 to 10 Ωcm, the size is 10 cm square, and the thickness is 20 mm.
Using an n-type single crystal silicon substrate 7 of 0 to 400 μm,
Installed without using a mask in plasma CVD equipment,
After evacuating the inside of the apparatus, the apparatus was heated to about 120 to 270 ° C. Next, a glow discharge is generated in the above-mentioned plasma CVD apparatus, and a silicon compound gas such as silane is decomposed by the energy of the plasma, and the intrinsic amorphous silicon layer 8 having a temperature of 250 ° or less is formed on the above-mentioned n-type single crystal silicon. It was formed on the first main surface of the substrate 7. Subsequently, a p-type amorphous silicon layer 9 having a conductivity type different from that of the single crystal silicon substrate 7 is formed on the formed intrinsic amorphous silicon layer 8 by a plasma CVD method in the same manner as the intrinsic amorphous silicon layer 8. Formed by As the reaction gas, the aforementioned silicon compound gas to which diborane gas was added was used.
【0035】次に、n型単結晶シリコン基板7の第1の
主面と対向する第2の主面上に、真性非晶質シリコン層
8を形成し、その上にn型不純物が過剰にドープされた
n型非晶質シリコン層10を形成した。n型の反応ガス
としては、ホスフィンガスを添加した前述のシリコン化
合物ガスを用いた。Next, an intrinsic amorphous silicon layer 8 is formed on a second main surface of the n-type single-crystal silicon substrate 7 opposite to the first main surface, and an n-type impurity is excessively formed thereon. A doped n-type amorphous silicon layer 10 was formed. As the n-type reaction gas, the aforementioned silicon compound gas to which a phosphine gas was added was used.
【0036】以上の非晶質シリコン層の成膜条件を、表
1に示す。表1中、「p型」とはp型非晶質半導体層9
を、「n型」とはn型非晶質半導体層10を、「i型」
とは真性非晶質半導体層8をそれぞれ示す。また、B2
H6 とPH3 は、H2 ガスにより1%に希釈されてい
る。Table 1 shows the conditions for forming the amorphous silicon layer. In Table 1, “p-type” means the p-type amorphous semiconductor layer 9.
And “n-type” means that the n-type amorphous semiconductor layer 10 is an “i-type”
Indicates the intrinsic amorphous semiconductor layer 8. Also, B 2
H 6 and PH 3 are diluted to 1% by H 2 gas.
【0037】[0037]
【表1】 [Table 1]
【0038】次に、光起電力素子の面抵抗の低減、反射
防止、光閉じ込め効果あるいは非晶質シリコンの合金化
防止のために、n型単結晶シリコン基板7の両主面上に
形成されたp型非晶質シリコン層9およびn型非晶質シ
リコン層10上に、ITO(Indium Tin Oxide)膜等の
透光性の導電性薄膜3をスパッタ法により形成した。Next, the photovoltaic element is formed on both main surfaces of the n-type single crystal silicon substrate 7 in order to reduce the sheet resistance, prevent reflection, effect light confinement, or prevent alloying of amorphous silicon. On the p-type amorphous silicon layer 9 and the n-type amorphous silicon layer 10, a light-transmitting conductive thin film 3 such as an ITO (Indium Tin Oxide) film was formed by a sputtering method.
【0039】最後に、n型単結晶シリコン基板7の第1
の主面側に形成された導電性薄膜3上に集電極として金
属電極4を形成し、他方、第2の主面側に形成された導
電性薄膜3上に裏面電極として金属電極5を形成し、光
起電力素子の成膜過程は終了した。Finally, the first of the n-type single crystal silicon
A metal electrode 4 is formed as a collecting electrode on the conductive thin film 3 formed on the main surface side of the substrate, and a metal electrode 5 is formed as a back electrode on the conductive thin film 3 formed on the second main surface side. Then, the film formation process of the photovoltaic element was completed.
【0040】図1(a)は、成膜過程完了後の光起電力
素子の状態を示す断面図である。図1(a)を参照し
て、前述した全成膜過程においては従来のようにマスク
を使用しておらず、またプラズマCVD法やスパッタ法
等の方法を用いて形成しているために、この段階におい
ては、n型単結晶シリコン基板7の第1の主面上に形成
された真性非晶質シリコン層8、p型非晶質シリコン層
9および導電性薄膜3は、回込みにより基板7の側面も
しくは第2の主面側にまで形成されている。一方、n型
単結晶シリコン基板7の第2の主面上に形成された真性
非晶質シリコン層8、n型非晶質シリコン層10および
導電性薄膜3についても、回込みにより基板7の側面も
しくは第1の主面側にまで形成されている。FIG. 1A is a sectional view showing the state of the photovoltaic element after the completion of the film forming process. Referring to FIG. 1A, in the above-described entire film forming process, a mask is not used as in the related art, and the film is formed using a method such as a plasma CVD method or a sputtering method. At this stage, the intrinsic amorphous silicon layer 8, the p-type amorphous silicon layer 9, and the conductive thin film 3 formed on the first main surface of the n-type single crystal silicon substrate 7 7 is formed up to the side surface or the second main surface side. On the other hand, the intrinsic amorphous silicon layer 8, the n-type amorphous silicon layer 10 and the conductive thin film 3 formed on the second main surface of the n-type single crystal silicon substrate 7 It is formed up to the side surface or the first main surface side.
【0041】したがって、この状態のままでは、この光
起電力素子は、これらの非晶質シリコン層もしくは導電
性薄膜の回込みにより、短絡および特性低下のおそれが
ある。Therefore, in this state, the photovoltaic element may be short-circuited and its characteristics may be deteriorated due to the incorporation of these amorphous silicon layers or conductive thin films.
【0042】そこで、この実施例1においては、短絡お
よび特性低下を防止するため、レーザ照射により、真性
非晶質シリコン層8とp型非晶質シリコン層9と導電性
薄膜3とからなる積層体の、前記n型単結晶シリコン基
板7の第1の主面上における周縁部分に、溝1を形成し
た。Therefore, in the first embodiment, in order to prevent a short circuit and a deterioration in characteristics, a laser irradiation is performed to laminate the intrinsic amorphous silicon layer 8, the p-type amorphous silicon layer 9, and the conductive thin film 3. A groove 1 was formed in a peripheral portion of the body on the first main surface of the n-type single-crystal silicon substrate 7.
【0043】図1(b)は、このように溝1が形成され
た光起電力素子の一例の構造を示す断面図である。FIG. 1B is a sectional view showing the structure of an example of the photovoltaic element in which the groove 1 is formed as described above.
【0044】図1(b)を参照して、溝1の深さは、少
なくともp型非晶質シリコン層9と導電性薄膜3とから
なる積層体を除去し、真性非晶質シリコン層8に達する
までのものであればよい。すなわち、真性非晶質シリコ
ンの導電率は、p型非晶質シリコンよりも3桁以上小さ
く高抵抗であるために、必ずしも真性非晶質シリコン層
8はレーザ照射により除去する必要はない。Referring to FIG. 1B, the depth of the groove 1 is determined by removing at least the stacked body composed of the p-type amorphous silicon layer 9 and the conductive thin film 3, and removing the intrinsic amorphous silicon layer 8. It is only necessary to reach until. That is, since the conductivity of intrinsic amorphous silicon is three orders of magnitude lower than that of p-type amorphous silicon and has high resistance, the intrinsic amorphous silicon layer 8 does not necessarily need to be removed by laser irradiation.
【0045】図2は、図1(b)に示す光起電力素子に
おける溝の形成状態を説明するための斜視図である。FIG. 2 is a perspective view for explaining the formation state of the groove in the photovoltaic element shown in FIG.
【0046】図2を参照して、この光起電力素子におい
ては、基板上に形成された積層体の周縁部分に、連続し
た溝1が形成されている。Referring to FIG. 2, in this photovoltaic element, a continuous groove 1 is formed in a peripheral portion of a laminated body formed on a substrate.
【0047】このような溝を形成するためのレーザ照射
の条件としては、たとえば、ArレーザやYAGレーザ
の第2高調波などの400nmを超えるレーザを用い
て、0.1〜10Joule/cm2 の適度なパワーを
使用することにより、レーザ光は導電性薄膜3およびp
型非晶質シリコン層9を透過し真性非晶質シリコン層8
まで到達する。その結果、導電性薄膜3およびp型非晶
質シリコン層9の除去が可能となる。また、このような
条件でのレーザ照射により除去されるp型非晶質シリコ
ン層9および導電性薄膜3の幅は、100μm〜1mm
程度であった。The conditions for laser irradiation for forming such grooves are, for example, a laser having a wavelength of more than 400 nm, such as an Ar laser or a second harmonic of a YAG laser, of 0.1 to 10 Joule / cm 2 . By using an appropriate power, the laser light can be applied to the conductive thin film 3 and p.
Intrinsic amorphous silicon layer 8 penetrating the amorphous silicon layer 9
To reach. As a result, the conductive thin film 3 and the p-type amorphous silicon layer 9 can be removed. The width of the p-type amorphous silicon layer 9 and the conductive thin film 3 removed by laser irradiation under such conditions is 100 μm to 1 mm.
It was about.
【0048】このようにして作製された実施例1の光起
電力素子(表2中「本発明」と示す)について、変換効
率を測定した。The conversion efficiency of the photovoltaic device of Example 1 (indicated as “the present invention” in Table 2) thus manufactured was measured.
【0049】また。比較のため、図8に示す従来のマス
クを用いて作製した光起電力素子(表2中「従来技術」
と示す)についても、変換効率を測定した。Also, For comparison, a photovoltaic device manufactured using the conventional mask shown in FIG.
) Were measured for conversion efficiency.
【0050】これらの結果を表2に示す。Table 2 shows the results.
【0051】[0051]
【表2】 [Table 2]
【0052】表2より明らかなように、本発明によれ
ば、単結晶シリコン基板7の主面上の全面に膜を形成す
ることが可能となるために、有効面積が拡大するととも
に、導電性薄膜により全面ARコートされるため、変換
効率が1%程度向上していることがわかる。As is clear from Table 2, according to the present invention, a film can be formed on the entire main surface of the single crystal silicon substrate 7, so that the effective area is increased and the conductivity is increased. It can be seen that the conversion efficiency is improved by about 1% since the entire surface is AR-coated with the thin film.
【0053】(実施例2)図3は、本発明による光起電
力素子の他の例の構造を示す断面図である。Embodiment 2 FIG. 3 is a sectional view showing the structure of another example of the photovoltaic device according to the present invention.
【0054】図3を参照して、この光起電力素子は、n
型単結晶シリコン基板7の第2の主面上に、真性非晶質
シリコン層を介在させることなく直接n型非晶質シリコ
ン層10が形成されている。なお、他の構成について
は、図1(b)に示す実施例1と全く同様であるので、
その説明は省略する。Referring to FIG. 3, this photovoltaic element has n
On the second main surface of type single crystal silicon substrate 7, n-type amorphous silicon layer 10 is directly formed without an intervening intrinsic amorphous silicon layer. The other configuration is completely the same as that of the first embodiment shown in FIG.
The description is omitted.
【0055】本発明は、このようにn型単結晶シリコン
基板7の第1の主面側のみに真性非晶質シリコン層8が
形成された光起電力素子についても適用できる。The present invention can be applied to a photovoltaic element in which the intrinsic amorphous silicon layer 8 is formed only on the first main surface side of the n-type single crystal silicon substrate 7 as described above.
【0056】また、単結晶シリコン基板7の第2の主面
上に裏面電極5のみを形成したものについても、同様の
効果を有する。A single crystal silicon substrate 7 having only the back surface electrode 5 formed on the second main surface has the same effect.
【0057】[0057]
【0058】(実施例3)図4は、本発明による光起電
力素子のさらに他の例の構造を示す断面図である。(Embodiment 3) FIG. 4 is a sectional view showing the structure of still another example of a photovoltaic device according to the present invention.
【0059】図4を参照して、この光起電力素子は、溝
11が、n型単結晶シリコン基板7の第1の主面側では
なく、第2主面側に形成されている。すなわち、この実
施例3においては、レーザ照射により、n型単結晶シリ
コン基板7の第2の主面上に形成された真性非晶質シリ
コン層8とn型非晶質シリコン層10と導電性薄膜3と
からなる積層体の周縁部分に、溝11が形成されてい
る。なお、溝11の深さは、実施例1と同様に、少なく
ともn型非晶質シリコン層10と導電性薄膜3とからな
る積層体を除去して真性非晶質シリコン層8に達するま
でのものであればよい。Referring to FIG. 4, in this photovoltaic element, groove 11 is formed not on the first main surface side of n-type single crystal silicon substrate 7 but on the second main surface side. That is, in the third embodiment, the intrinsic amorphous silicon layer 8 and the n-type amorphous silicon layer 10 formed on the second main surface of the n-type single crystal silicon A groove 11 is formed in a peripheral portion of the laminated body including the thin film 3. Note that the depth of the groove 11 is the same as that of the first embodiment until at least the stacked body including the n-type amorphous silicon layer 10 and the conductive thin film 3 is removed and reaches the intrinsic amorphous silicon layer 8. Anything should do.
【0060】他の構成については、実施例1と全く同様
であるので、その説明は省略する。本発明においては、
短絡防止のための溝は、このようにn型単結晶シリコン
基板の裏面電極が形成される側に設けられてもよい。The other configuration is exactly the same as that of the first embodiment, and the description is omitted. In the present invention,
The groove for preventing short circuit may be provided on the side of the n-type single crystal silicon substrate on which the back electrode is formed.
【0061】(実施例4)図5は、本発明による光起電
力素子のさらに他の例の構造を示す断面図である。(Embodiment 4) FIG. 5 is a sectional view showing the structure of still another example of a photovoltaic device according to the present invention.
【0062】図5を参照して、この光起電力素子は、n
型単結晶シリコン基板7の第1の主面上に、真性非晶質
シリコン層を介在させることなく直接p型非晶質シリコ
ン層9が形成されている。なお、他の構成については図
3に示す実施例3と全く同様であるので、その説明は省
略する。Referring to FIG. 5, this photovoltaic element has n
P-type amorphous silicon layer 9 is formed directly on the first main surface of type single-crystal silicon substrate 7 without an intervening intrinsic amorphous silicon layer. The other configuration is completely the same as that of the third embodiment shown in FIG. 3, and the description thereof is omitted.
【0063】本発明は、このようにn型単結晶シリコン
基板7の第2の主面側のみに真性非晶質シリコン層8が
形成された光起電力素子についても適用できる。The present invention can be applied to a photovoltaic element in which the intrinsic amorphous silicon layer 8 is formed only on the second main surface side of the n-type single crystal silicon substrate 7 as described above.
【0064】[0064]
【0065】[0065]
【0066】(参考例) 図6は、本発明の参考となる光起電力素子の構造を示す
断面図である。( Reference Example) FIG. 6 is a cross-sectional view showing a structure of a photovoltaic element which is a reference of the present invention.
【0067】まず、図1(a)に示すように成膜過程を
完了した光起電力素子を、複数個重ね合わせた。次に、
重ね合わせた基板面と直交する方向から、基板の側面よ
り外側の部分にレーザを照射した。First, as shown in FIG. 1A, a plurality of photovoltaic elements having undergone the film forming process were overlaid. next,
Laser was applied to a portion outside the side surface of the substrate from a direction orthogonal to the superposed substrate surface.
【0068】その結果、図6に示すように、n型単結晶
シリコン基板7の側面に形成された真性非晶質シリコン
層8、p型非晶質シリコン層9、n型非晶質シリコン層
10および導電性薄膜3が除去され、前記単結晶基板7
の側面が露出した光起電力素子が得られた。As a result, as shown in FIG. 6, the intrinsic amorphous silicon layer 8, the p-type amorphous silicon layer 9, and the n-type amorphous silicon layer 8 formed on the side surfaces of the n-type single crystal silicon substrate 7 are formed. 10 and the conductive thin film 3 are removed, and the single crystal substrate 7 is removed.
The photovoltaic element with the side surfaces exposed was obtained.
【0069】このように、n型単結晶シリコン基板7の
側面に形成された真性非晶質シリコン層8、p型非晶質
シリコン層9、n型非晶質シリコン層10および導電性
薄膜3をすべて除去することによっても、回込みによる
光起電力素子の短絡および特性低下を有効に防止するこ
とができる。As described above, intrinsic amorphous silicon layer 8, p-type amorphous silicon layer 9, n-type amorphous silicon layer 10 and conductive thin film 3 formed on the side surface of n-type single crystal silicon substrate 7. Can also effectively prevent short-circuiting and deterioration of characteristics of the photovoltaic element due to sneaking.
【0070】なお、1枚の光起電力素子に対して上記の
ような処理を行なってもよいが、特に、この参考例の方
法によれば、一度の複数の基板を対象としてレーザ照射
による処理を施すことができるため、量産性の向上が期
待できる。The above-described processing may be performed on one photovoltaic element. In particular, according to the method of this reference example , the processing by laser irradiation is performed on a plurality of substrates at once. Therefore, improvement in mass productivity can be expected.
【0071】また、この参考例の光起電力素子は、図8
に示す従来例のような基板上の膜が形成されない部分A
がなく、基板上の全面に膜が形成されるため、変換効率
および光閉じ込め性能が高い。The photovoltaic element of this reference example is shown in FIG.
A where no film is formed on the substrate as in the conventional example shown in FIG.
Since the film is formed on the entire surface of the substrate without conversion, conversion efficiency and light confinement performance are high.
【0072】図7は、参考例の変形例を示す斜視図であ
る。図7を参照して、この光起電力素子においては、n
型単結晶シリコン基板7の側面の厚さ方向の少なくとも
一部が、該側面を取り囲むように連続して形成された溝
1により露出されている。FIG. 7 is a perspective view showing a modification of the reference example . Referring to FIG. 7, in this photovoltaic element, n
At least a part of the side surface of the type single crystal silicon substrate 7 in the thickness direction is exposed by the groove 1 continuously formed so as to surround the side surface.
【0073】このように、本参考例によれば、必ずしも
図6に示す参考例のように基板の側面全面を露出させる
必要はなく、基板の側面のその厚さ方向の少なくとも一
部を該側面を取囲むように連続して露出させれば、回込
みによる光起電力素子の短絡は有効に防止される。As described above, according to the present embodiment , it is not always necessary to expose the entire side surface of the substrate as in the embodiment shown in FIG. , The short circuit of the photovoltaic element due to the wraparound is effectively prevented.
【0074】[0074]
【発明の効果】以上説明したように、本発明によれば、
導電性薄膜の全面ARコートにより光閉じ込め性能が向
上するとともに、有効面積の拡大により変換効率が向上
した光起電力素子が得られる。As described above, according to the present invention,
A photovoltaic element having improved light confinement performance due to the entire surface AR coating of the conductive thin film and improved conversion efficiency due to an increase in the effective area can be obtained.
【0075】[0075]
【図1】本発明による光起電力素子の一例の製造工程を
示す断面図である。FIG. 1 is a sectional view showing a manufacturing process of an example of a photovoltaic device according to the present invention.
【図2】図1(b)に示す光起電力素子における溝の形
成状態を説明するための斜視図である。FIG. 2 is a perspective view for explaining a formation state of a groove in the photovoltaic element shown in FIG. 1 (b).
【図3】本発明による光起電力素子の他の例の構造を示
す断面図である。FIG. 3 is a sectional view showing the structure of another example of the photovoltaic device according to the present invention.
【図4】本発明による光起電力素子のさらに他の例の構
造を示す断面図である。FIG. 4 is a sectional view showing the structure of still another example of the photovoltaic device according to the present invention.
【図5】本発明による光起電力素子のさらに他の例を示
す断面図である。FIG. 5 is a sectional view showing still another example of the photovoltaic device according to the present invention.
【図6】本発明により製造された光起電力素子の参考例
の構造を示す断面図である。FIG. 6 is a cross-sectional view showing the structure of a reference example of a photovoltaic element manufactured according to the present invention.
【図7】参考例の変形例を示す斜視図である。FIG. 7 is a perspective view showing a modification of the reference example .
【図8】従来の光起電力素子の一例の構造を示す断面図
である。FIG. 8 is a cross-sectional view showing a structure of an example of a conventional photovoltaic element.
1,11 溝 3 導電性薄膜 4 集電極 5 裏面電極 7 n型単結晶シリコン基板 8 真性非晶質シリコン層 9 p型非晶質シリコン層 10 n型非晶質シリコン層 なお、各図中、同一符号は同一または相当部分を示す。 Reference numerals 1, 11 grooves 3 conductive thin film 4 collector electrode 5 back electrode 7 n-type single-crystal silicon substrate 8 intrinsic amorphous silicon layer 9 p-type amorphous silicon layer 10 n-type amorphous silicon layer The same reference numerals indicate the same or corresponding parts.
フロントページの続き (56)参考文献 特開 平4−130671(JP,A) 特開 平7−131041(JP,A) 特開 昭54−141595(JP,A) 特開 昭63−261883(JP,A) 米国特許4989059(US,A) (58)調査した分野(Int.Cl.7,DB名) H01L 31/04 - 31/078 Continuation of front page (56) References JP-A-4-130671 (JP, A) JP-A-7-131041 (JP, A) JP-A-54-141595 (JP, A) JP-A-63-261883 (JP) U.S. Pat. No. 4,890,059 (US, A) (58) Fields investigated (Int. Cl. 7 , DB name) H01L 31/04-31/078
Claims (2)
面上から当該基板の側面にまで回込んで形成された他導
電型の非晶質半導体層と導電性薄膜とからなる第1の積
層体と、前記結晶系半導体の第2の主面上から当該基板
の側面にまで回込んで形成された同導電型の非晶質半導
体層と導電性薄膜とからなる第2の積層体と、を備えた
光起電力素子であって、前記基板と前記他導電型の非晶質半導体層との間に真性
非晶質半導体層を備え、 前記基板の第1の主面上における周縁部分に、前記第1
の積層体を除去し前記真性非晶質半導体層にまで達する
溝が形成されていることを特徴とする光起電力素子。1. A first main one conductivity type crystalline semiconductor substrate
Other conductors formed by wrapping around from the surface to the side of the substrate
First product composed of an electrically-conductive amorphous semiconductor layer and a conductive thin film
A layer body, and the substrate from the second main surface of the crystalline semiconductor.
Amorphous semiconductor of the same conductivity type formed by wrapping around the side
A second laminated body comprising a body layer and a conductive thin film , wherein an intrinsic property is provided between the substrate and the other conductive type amorphous semiconductor layer.
An amorphous semiconductor layer; and a first peripheral portion on a first main surface of the substrate.
A photovoltaic element, wherein a groove reaching the intrinsic amorphous semiconductor layer is formed by removing the stacked body .
面上から当該基板の側面にまで回込んで形成された他導
電型の非晶質半導体層と導電性薄膜とからなる第1の積
層体と、前記結晶系半導体の第2の主面上から当該基板
の側面にまで回込んで形成された同導電型の非晶質半導
体層と導電性薄膜とからなる第2の積層体と、を備えた
光起電力素子であって、 前記基板と前記同導電型の非晶質半導体層との間に真性
非晶質半導体層を備え、 前記基板の第2の主面上における周縁部分に、前記第2
の積層体を除去し前記真性非晶質半導体層にまで達する
溝が形成されていることを特徴とする 光起電力素子。2. A semiconductor device comprising : a first conductive type crystalline semiconductor substrate;
Other conductors formed by wrapping around from the surface to the side of the substrate
First product composed of an electrically-conductive amorphous semiconductor layer and a conductive thin film
A layer body, and the substrate from the second main surface of the crystalline semiconductor.
Amorphous semiconductor of the same conductivity type formed by wrapping around the side
A second laminate comprising a body layer and a conductive thin film.
A photovoltaic element, wherein an intrinsic property is provided between the substrate and the amorphous semiconductor layer of the same conductivity type.
An amorphous semiconductor layer; and a second peripheral surface on the second main surface of the substrate.
To reach the intrinsic amorphous semiconductor layer
A photovoltaic element , wherein a groove is formed .
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27899195A JP3349308B2 (en) | 1995-10-26 | 1995-10-26 | Photovoltaic element |
US08/736,418 US5935344A (en) | 1995-10-26 | 1996-10-24 | Photovoltaic element and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27899195A JP3349308B2 (en) | 1995-10-26 | 1995-10-26 | Photovoltaic element |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH09129904A JPH09129904A (en) | 1997-05-16 |
JP3349308B2 true JP3349308B2 (en) | 2002-11-25 |
Family
ID=17604895
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP27899195A Expired - Lifetime JP3349308B2 (en) | 1995-10-26 | 1995-10-26 | Photovoltaic element |
Country Status (2)
Country | Link |
---|---|
US (1) | US5935344A (en) |
JP (1) | JP3349308B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7781669B2 (en) | 2005-02-25 | 2010-08-24 | Sanyo Electric Co., Ltd. | Photovoltaic cell |
WO2014054600A1 (en) | 2012-10-02 | 2014-04-10 | 株式会社カネカ | Method for manufacturing crystalline silicon solar cell, method for manufacturing solar cell module, crystalline silicon solar cell, and solar cell module |
CN104584237A (en) * | 2012-08-29 | 2015-04-29 | 三菱电机株式会社 | Photovoltaic element and method for manufacturing same |
CN104752536A (en) * | 2013-12-25 | 2015-07-01 | 新日光能源科技股份有限公司 | Solar cell and method for manufacturing same |
WO2016059884A1 (en) * | 2014-10-15 | 2016-04-21 | 長州産業株式会社 | Photovoltaic element, solar cell module, photovoltaic power generation system, and photovoltaic element manufacturing method |
Families Citing this family (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3490964B2 (en) | 2000-09-05 | 2004-01-26 | 三洋電機株式会社 | Photovoltaic device |
JP4502845B2 (en) * | 2005-02-25 | 2010-07-14 | 三洋電機株式会社 | Photovoltaic element |
JP4854387B2 (en) * | 2006-05-29 | 2012-01-18 | 三洋電機株式会社 | Photovoltaic element |
JP2009065030A (en) * | 2007-09-07 | 2009-03-26 | Mitsubishi Heavy Ind Ltd | Photoelectric converting device, and manufacturing method for the photoelectric converting device |
JP2009088203A (en) * | 2007-09-28 | 2009-04-23 | Sanyo Electric Co Ltd | Solar cell, solar cell module, and manufacturing method for solar cell |
CN103296138A (en) * | 2007-11-09 | 2013-09-11 | 森普雷姆有限公司 | Low-cost solar cells and methods for their production |
WO2009099414A1 (en) * | 2008-02-04 | 2009-08-13 | Lawrence Curtin | Method of manufacturing a photovoltaic cell |
JP2009200419A (en) * | 2008-02-25 | 2009-09-03 | Seiko Epson Corp | Method for manufacturing solar cell manufacturing method |
US20090211623A1 (en) * | 2008-02-25 | 2009-08-27 | Suniva, Inc. | Solar module with solar cell having crystalline silicon p-n homojunction and amorphous silicon heterojunctions for surface passivation |
US8076175B2 (en) * | 2008-02-25 | 2011-12-13 | Suniva, Inc. | Method for making solar cell having crystalline silicon P-N homojunction and amorphous silicon heterojunctions for surface passivation |
JP2010010493A (en) * | 2008-06-27 | 2010-01-14 | Sharp Corp | Solar cell and method of manufacturing the same |
US8796066B2 (en) | 2008-11-07 | 2014-08-05 | Sunpreme, Inc. | Low-cost solar cells and methods for fabricating low cost substrates for solar cells |
US7951640B2 (en) | 2008-11-07 | 2011-05-31 | Sunpreme, Ltd. | Low-cost multi-junction solar cells and methods for their production |
US7858427B2 (en) * | 2009-03-03 | 2010-12-28 | Applied Materials, Inc. | Crystalline silicon solar cells on low purity substrate |
NL2003510C2 (en) * | 2009-09-18 | 2011-03-22 | Solar Cell Company Holding B V | Photovoltaic cell and method for fabricating a photovoltaic cell. |
US20120073650A1 (en) * | 2010-09-24 | 2012-03-29 | David Smith | Method of fabricating an emitter region of a solar cell |
KR101699300B1 (en) * | 2010-09-27 | 2017-01-24 | 엘지전자 주식회사 | Solar cell and manufacturing method thereof |
JP5496856B2 (en) * | 2010-11-02 | 2014-05-21 | 三洋電機株式会社 | Photovoltaic element manufacturing method |
JP2011023759A (en) * | 2010-11-02 | 2011-02-03 | Sanyo Electric Co Ltd | Method of manufacturing photovoltaic element |
EP2450970A1 (en) | 2010-11-05 | 2012-05-09 | Roth & Rau AG | Edge isolation by lift-off |
CN103339734A (en) * | 2011-01-31 | 2013-10-02 | 三洋电机株式会社 | Photoelectric converter and method for producing same |
US9331220B2 (en) * | 2011-06-30 | 2016-05-03 | International Business Machines Corporation | Three-dimensional conductive electrode for solar cell |
JP2013058702A (en) * | 2011-09-09 | 2013-03-28 | Mitsubishi Electric Corp | Solar cell and manufacturing method thereof, and solar cell module and manufacturing method thereof |
CN102315332B (en) * | 2011-09-29 | 2013-08-07 | 英利能源(中国)有限公司 | Heat treatment process of solar cell |
JP2013077685A (en) * | 2011-09-30 | 2013-04-25 | Semiconductor Energy Lab Co Ltd | Photoelectric conversion device |
JP5927027B2 (en) | 2011-10-05 | 2016-05-25 | 株式会社半導体エネルギー研究所 | Photoelectric conversion device |
US9722101B2 (en) | 2012-04-25 | 2017-08-01 | Kaneka Corporation | Solar cell, solar cell manufacturing method, and solar cell module |
EP4404282A3 (en) | 2012-07-02 | 2024-10-23 | Meyer Burger (Germany) GmbH | Method of manufacturing a hetero-junction solar cell |
KR20150133244A (en) * | 2013-03-19 | 2015-11-27 | 쵸슈 산교 가부시키가이샤 | Photovoltaic element and manufacturing method therefor |
JP2014194977A (en) * | 2013-03-28 | 2014-10-09 | Kaneka Corp | Crystal silicon based solar cell and method of manufacturing the same |
JP6141670B2 (en) * | 2013-03-29 | 2017-06-07 | 株式会社カネカ | Manufacturing method of solar cell |
JP6181979B2 (en) * | 2013-05-29 | 2017-08-16 | 株式会社カネカ | SOLAR CELL, MANUFACTURING METHOD THEREOF, AND SOLAR CELL MODULE |
JP5694620B1 (en) * | 2013-05-29 | 2015-04-01 | 株式会社カネカ | Crystalline silicon solar cell manufacturing method and crystalline silicon solar cell module manufacturing method |
US9484485B2 (en) | 2013-05-29 | 2016-11-01 | Kaneka Corporation | Solar cell, manufacturing method therefor, solar-cell module, and manufacturing method therefor |
JP6185304B2 (en) * | 2013-06-28 | 2017-08-23 | 株式会社カネカ | Crystalline silicon photoelectric conversion device and manufacturing method thereof |
WO2015064634A1 (en) * | 2013-10-30 | 2015-05-07 | 株式会社カネカ | Solar cell and production method therefor, and solar cell module |
WO2015064354A1 (en) * | 2013-11-01 | 2015-05-07 | パナソニックIpマネジメント株式会社 | Solar cell |
WO2015068340A1 (en) | 2013-11-08 | 2015-05-14 | パナソニックIpマネジメント株式会社 | Solar cell |
JPWO2015068341A1 (en) * | 2013-11-08 | 2017-03-09 | パナソニックIpマネジメント株式会社 | Solar cell |
JP6294694B2 (en) * | 2014-02-12 | 2018-03-14 | 株式会社カネカ | SOLAR CELL, MANUFACTURING METHOD THEREOF, AND SOLAR CELL MODULE |
WO2015145944A1 (en) * | 2014-03-25 | 2015-10-01 | パナソニックIpマネジメント株式会社 | Photoelectric conversion element and photoelectric conversion element manufacturing method |
JP5909662B2 (en) * | 2014-04-22 | 2016-04-27 | パナソニックIpマネジメント株式会社 | Solar cell module |
CN106463561B (en) * | 2014-05-02 | 2019-02-05 | 株式会社钟化 | Crystalline silicon solar battery, crystalline silicon solar cell module and their manufacturing method |
WO2015178307A1 (en) * | 2014-05-23 | 2015-11-26 | シャープ株式会社 | Photoelectric conversion element |
EP3149775B1 (en) * | 2014-05-27 | 2019-12-04 | SunPower Corporation | Shingled solar cell module |
US10707364B2 (en) * | 2014-05-30 | 2020-07-07 | University Of Central Florida Research Foundation, Inc. | Solar cell with absorber substrate bonded between substrates |
JP6592447B2 (en) * | 2014-10-06 | 2019-10-16 | 株式会社カネカ | SOLAR CELL AND SOLAR CELL MODULE, AND SOLAR CELL AND SOLAR CELL MODULE MANUFACTURING METHOD |
CN105810770B (en) * | 2014-12-30 | 2017-10-03 | 新日光能源科技股份有限公司 | Heterojunction solar battery and its manufacture method |
FR3038143B1 (en) | 2015-06-26 | 2017-07-21 | Commissariat Energie Atomique | METHOD OF ISOLATING THE EDGES OF A HETEROJUNCTION PHOTOVOLTAIC CELL |
CN107851678B (en) * | 2015-06-30 | 2019-10-11 | 株式会社钟化 | Solar cell module |
JP6564874B2 (en) * | 2015-11-04 | 2019-08-21 | 株式会社カネカ | Method for manufacturing crystalline silicon-based solar cell and method for manufacturing crystalline silicon-based solar cell module |
KR101778128B1 (en) * | 2016-01-20 | 2017-09-13 | 엘지전자 주식회사 | Solar cell |
CN109564946B (en) | 2016-08-15 | 2023-10-03 | 夏普株式会社 | Photoelectric conversion element and photoelectric conversion device |
KR101813123B1 (en) * | 2016-08-24 | 2017-12-29 | 주성엔지니어링(주) | Solar cell and Method of manufacturing the same |
CN110073500A (en) * | 2016-11-02 | 2019-07-30 | 株式会社钟化 | Solar battery and its manufacturing method and solar cell module |
CN110634962A (en) * | 2018-06-01 | 2019-12-31 | 君泰创新(北京)科技有限公司 | Solar cell and preparation method thereof |
WO2020012883A1 (en) | 2018-07-13 | 2020-01-16 | 古野電気株式会社 | Ultrasound imaging device, ultrasound imaging system, ultrasound imaging method, and ultrasound imaging program |
EP4250338A3 (en) * | 2019-01-09 | 2023-10-18 | Shangrao Jinko solar Technology Development Co., LTD | Solar cell preparation method |
FR3131083B1 (en) | 2021-12-16 | 2024-09-20 | Commissariat Energie Atomique | PHOTOVOLTAIC CELL WITH PASSIVE CONTACTS AND ANTIREFLECTIVE COATING |
CN116995134A (en) | 2023-05-16 | 2023-11-03 | 天合光能股份有限公司 | Manufacturing method of solar cell |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS603164A (en) * | 1983-06-21 | 1985-01-09 | Sanyo Electric Co Ltd | Manufacture of photovoltaic device |
JPS60260392A (en) * | 1984-06-08 | 1985-12-23 | Semiconductor Energy Lab Co Ltd | Optical processing of light-transmitting conductive film |
JPH0815223B2 (en) * | 1987-04-20 | 1996-02-14 | 三洋電機株式会社 | Photovoltaic device manufacturing method |
US5082791A (en) * | 1988-05-13 | 1992-01-21 | Mobil Solar Energy Corporation | Method of fabricating solar cells |
US4989059A (en) * | 1988-05-13 | 1991-01-29 | Mobil Solar Energy Corporation | Solar cell with trench through pn junction |
US5053083A (en) * | 1989-05-08 | 1991-10-01 | The Board Of Trustees Of The Leland Stanford Junior University | Bilevel contact solar cells |
US5342451A (en) * | 1990-06-07 | 1994-08-30 | Varian Associates, Inc. | Semiconductor optical power receiver |
-
1995
- 1995-10-26 JP JP27899195A patent/JP3349308B2/en not_active Expired - Lifetime
-
1996
- 1996-10-24 US US08/736,418 patent/US5935344A/en not_active Expired - Lifetime
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7781669B2 (en) | 2005-02-25 | 2010-08-24 | Sanyo Electric Co., Ltd. | Photovoltaic cell |
USRE45872E1 (en) | 2005-02-25 | 2016-01-26 | Panasonic Intellectual Property Management Co., Ltd. | Photovoltaic cell |
CN104584237A (en) * | 2012-08-29 | 2015-04-29 | 三菱电机株式会社 | Photovoltaic element and method for manufacturing same |
CN104584237B (en) * | 2012-08-29 | 2017-03-08 | 三菱电机株式会社 | Photovoltaic element and its manufacture method |
WO2014054600A1 (en) | 2012-10-02 | 2014-04-10 | 株式会社カネカ | Method for manufacturing crystalline silicon solar cell, method for manufacturing solar cell module, crystalline silicon solar cell, and solar cell module |
CN104752536A (en) * | 2013-12-25 | 2015-07-01 | 新日光能源科技股份有限公司 | Solar cell and method for manufacturing same |
WO2016059884A1 (en) * | 2014-10-15 | 2016-04-21 | 長州産業株式会社 | Photovoltaic element, solar cell module, photovoltaic power generation system, and photovoltaic element manufacturing method |
JP2016082025A (en) * | 2014-10-15 | 2016-05-16 | 長州産業株式会社 | Photovoltaic element, solar cell module, photovoltaic power generation system, and method of manufacturing photovoltaic element |
Also Published As
Publication number | Publication date |
---|---|
JPH09129904A (en) | 1997-05-16 |
US5935344A (en) | 1999-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3349308B2 (en) | Photovoltaic element | |
JP6980079B2 (en) | Solar cell | |
JP5025184B2 (en) | Solar cell element, solar cell module using the same, and manufacturing method thereof | |
JP5213134B2 (en) | Solar cell | |
US6878921B2 (en) | Photovoltaic device and manufacturing method thereof | |
JP5461028B2 (en) | Solar cell | |
EP1727211B1 (en) | Method of fabricating a thin-film solar cell, and thin-film solar cell | |
US9006564B2 (en) | Method of manufacturing solar cell and solar cell | |
JPH05243596A (en) | Manufacture of laminated type solar cell | |
KR20080002657A (en) | Photovoltaic device which includes all-back-contact configuration and related processes | |
JP5518347B2 (en) | Manufacturing method of solar cell | |
CN115188837B (en) | Back contact solar cell, preparation method and cell assembly | |
JP2015198142A (en) | Crystal silicon solar battery, manufacturing method for the same and solar battery module | |
US20240072195A1 (en) | Method for manufacturing solar cell | |
JP6141670B2 (en) | Manufacturing method of solar cell | |
CN112133769A (en) | Solar cell and method for manufacturing same | |
CN218788382U (en) | High-efficiency heterojunction solar cell | |
CN210200743U (en) | Solar cell | |
CN116632074A (en) | Back contact solar cell, preparation method thereof and photovoltaic module | |
JP4198079B2 (en) | Photovoltaic device manufacturing method | |
CN116110996A (en) | Solar cell and preparation method thereof | |
JP6285713B2 (en) | Crystalline silicon solar cell and solar cell module | |
JP3158028B2 (en) | Solar cell and method of manufacturing the same | |
JP6294694B2 (en) | SOLAR CELL, MANUFACTURING METHOD THEREOF, AND SOLAR CELL MODULE | |
JP2001068709A (en) | Thin-film solar battery |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20020820 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20070913 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080913 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090913 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100913 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100913 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110913 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110913 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120913 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120913 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130913 Year of fee payment: 11 |
|
EXPY | Cancellation because of completion of term |