CN110137274A - A kind of p-type high-efficiency battery and preparation method thereof of passivation on double surfaces contact - Google Patents
A kind of p-type high-efficiency battery and preparation method thereof of passivation on double surfaces contact Download PDFInfo
- Publication number
- CN110137274A CN110137274A CN201910437603.0A CN201910437603A CN110137274A CN 110137274 A CN110137274 A CN 110137274A CN 201910437603 A CN201910437603 A CN 201910437603A CN 110137274 A CN110137274 A CN 110137274A
- Authority
- CN
- China
- Prior art keywords
- layer
- type
- ultra
- silicon
- preparation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000002360 preparation method Methods 0.000 title claims abstract description 36
- 238000002161 passivation Methods 0.000 title claims abstract description 23
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 68
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 48
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract description 42
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims abstract description 33
- 229920005591 polysilicon Polymers 0.000 claims abstract description 33
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 30
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 30
- 239000010703 silicon Substances 0.000 claims abstract description 30
- 230000003647 oxidation Effects 0.000 claims abstract description 17
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 17
- 229910004205 SiNX Inorganic materials 0.000 claims abstract description 15
- 238000004140 cleaning Methods 0.000 claims abstract description 10
- 238000009792 diffusion process Methods 0.000 claims abstract description 9
- 238000005530 etching Methods 0.000 claims abstract description 9
- 238000007639 printing Methods 0.000 claims abstract description 6
- 238000000137 annealing Methods 0.000 claims abstract description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 12
- 238000000034 method Methods 0.000 claims description 10
- 239000000243 solution Substances 0.000 claims description 8
- 229910017604 nitric acid Inorganic materials 0.000 claims description 5
- 239000011521 glass Substances 0.000 claims description 4
- 239000011259 mixed solution Substances 0.000 claims description 4
- 238000002310 reflectometry Methods 0.000 claims description 4
- 238000007650 screen-printing Methods 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 3
- HJELPJZFDFLHEY-UHFFFAOYSA-N silicide(1-) Chemical compound [Si-] HJELPJZFDFLHEY-UHFFFAOYSA-N 0.000 claims 9
- 235000008216 herbs Nutrition 0.000 claims 1
- 239000007788 liquid Substances 0.000 claims 1
- 230000001590 oxidative effect Effects 0.000 claims 1
- 210000002268 wool Anatomy 0.000 claims 1
- 229910052751 metal Inorganic materials 0.000 abstract description 7
- 239000002184 metal Substances 0.000 abstract description 7
- 238000005215 recombination Methods 0.000 abstract description 7
- 230000006798 recombination Effects 0.000 abstract description 7
- 230000000694 effects Effects 0.000 abstract description 4
- 239000000758 substrate Substances 0.000 abstract description 3
- 238000006243 chemical reaction Methods 0.000 abstract description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 150000001875 compounds Chemical class 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 101001073212 Arabidopsis thaliana Peroxidase 33 Proteins 0.000 description 2
- 101001123325 Homo sapiens Peroxisome proliferator-activated receptor gamma coactivator 1-beta Proteins 0.000 description 2
- 102100028961 Peroxisome proliferator-activated receptor gamma coactivator 1-beta Human genes 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 229910003978 SiClx Inorganic materials 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000006388 chemical passivation reaction Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/02168—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells the coatings being antireflective or having enhancing optical properties for the solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
- H01L31/0264—Inorganic materials
- H01L31/028—Inorganic materials including, apart from doping material or other impurities, only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Sustainable Development (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Energy (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Photovoltaic Devices (AREA)
Abstract
The invention discloses a kind of preparation methods of the p-type high-efficiency battery of passivation on double surfaces contact, comprising the following steps: S1, cleaning and texturing；S2, the preparation of front polysilicon；S3, exposure mask is prepared；S4, etching；S5, diffusion；S6, cleaning；S7, annealing；S8, the preparation of back side polysilicon layer；S9, the preparation of front SiNx antireflection layer；S10, printing.The invention also discloses a kind of p-type high-efficiency battery of passivation on double surfaces contact, including p type single crystal silicon, the N-type emitter is provided with the ultra-thin silicon oxide layer in front far from p type single crystal silicon；The p type single crystal silicon back side is provided with the ultra-thin silicon oxide layer in the back side.The present invention utilizes tunnel oxidation layer to be passivated contact structures in the tow sides of battery, has good surface passivation effect, silicon face is passivated immediately below front metal grid line and below the Al-BSF of the back side, metal is avoided to contact with the direct of silicon substrate, reduce surface recombination, promotes battery conversion efficiency.
Description
Technical field
The present invention relates to battery passivation technical field, specially a kind of the p-type high-efficiency battery and its system of passivation on double surfaces contact
Preparation Method.
Background technique
The efficiency of system crystal silicon solar batteries rises quickly in recent years, and demand of the market to high-efficiency battery and expectation are increasingly
Height, various new technologies, new construction are employed in nearest high-efficiency battery production, such as heterojunction structure (HIT) and tunnel oxygen
Change layer passivation contact (TOPCon) structure etc..
In every loss of solar battery, the loss of surface recombination occupies sizable specific gravity, and metal and silicon
The recombination losses of base contact position are also difficult to ignore.
In traditional PERC battery, contact of the front gate line with emitter is inevitable, although selective hair can be used
Emitter-base bandgap grading (SE) technology reduces surface recombination, but the disadvantage is that: contact of the metal with semiconductor still brings a large amount of compound, makes to open a way
Voltage Voc and short circuit current Isc incur loss.
Although the oxidation aluminium coat at the back side plays the role of passivated surface, but itself has insulating properties, need using
Laser, which is slotted, can just be such that back side Al-BSF contacts with silicon to collect carrier, and the size of laser aperture opening ratio influences whether table
The compound degree in face, but the disadvantage is that: the fill factor FF that will lead to battery is relatively low, there is certain limitation, limits PERC battery
The further promotion of efficiency.
The above-mentioned mode using selective emitter (SE) and laser slotting goes to reduce surface recombination reduction, and effect is inadequate
Good, defect is more obvious, so a kind of battery of novel passivation on double surfaces contact is needed to go to reduce surface recombination.
Summary of the invention
The purpose of the present invention is to provide a kind of p-type high-efficiency batteries and preparation method thereof of passivation on double surfaces contact, to solve
The problems mentioned above in the background art.
To achieve the above object, the invention provides the following technical scheme:
A kind of p-type high-efficiency battery of passivation on double surfaces contact, including p type single crystal silicon, the p type single crystal silicon front are provided with N
Type emitter, the N-type emitter are provided with the ultra-thin silicon oxide layer in front, the ultra-thin silica in front far from p type single crystal silicon
Layer top is provided with N-type polycrystalline silicon layer, and the ultra-thin conplane two sides of silicon oxide layer in front are provided with oxide layer, the N-type
Polysilicon layer and oxide layer are provided with SiNx antireflection layer, and Ag grid line is provided on N-type polycrystalline silicon layer, the Ag grid line
It is connected on N-type polycrystalline silicon layer across SiNx antireflection layer；
The p type single crystal silicon back side is provided with the ultra-thin silicon oxide layer in the back side, and the ultra-thin silicon oxide layer in the back side is far from p-type list
Crystal silicon side is provided with p-type polysilicon layer, is provided with Al back surface field below the p-type polysilicon layer.
A kind of preparation method of the p-type high-efficiency battery of passivation on double surfaces contact, comprising the following steps: S1, cleaning and texturing: by P
Type monocrystalline silicon is once purged to prepare special suede structure, controls p type single crystal silicon surface reflectivity in 9-11%；
S2, the preparation of front polysilicon: one layer of ultra-thin silica in front is prepared in the p type single crystal silicon front for having prepared flannelette
Layer and one layer of N-type polycrystalline silicon layer, the thickness control of the ultra-thin silicon oxide layer in front use hot HNO in 1-2nm3Solution oxide or
The preparation of dry oxidation method, the thickness control of N-type polycrystalline silicon layer use PECVD to prepare in 30-50nm；
S3, it prepares exposure mask: preparing one layer of exposure mask, the figure and Ag of exposure mask in N-type polycrystalline silicon layer surface screen printing
Grid line figure is consistent；
S4, etching: HNO is used3With the mixed solution of HF, front side of silicon wafer is performed etching, is removing unmasked areas just
The ultra-thin silicon oxide layer in face and N-type polycrystalline silicon layer, then remove exposure mask；
S5, diffusion: High temperature diffusion is carried out in the front of silicon wafer, forms N-type emitter；
S6, cleaning: the phosphorosilicate glass diffuseed to form and edge PN junction are removed；
S7, annealing: oxide layer is formed in the ultra-thin silicon oxide layer plane in front of silicon wafer；
S8, the preparation of back side polysilicon layer: the ultra-thin silicon oxide layer in one layer of back side and one layer of P are prepared at the back side of p type single crystal silicon
Type polysilicon layer, the thickness control of the ultra-thin silicon oxide layer in the back side use hot HNO in 1-2nm3Solution oxide or dry oxidation method
Preparation, the thickness control of p-type polysilicon layer use PECVD to prepare in 30-50nm；
S9, the preparation of front SiNx antireflection layer: SiNx antireflection layer is prepared with PECVD in front side of silicon wafer, controls thickness
In 60-90nm, refractive index in 2.08-2.12；
S10, printing: Ag grid line is printed on positive N-type polycrystalline silicon layer, and is printed on p-type polysilicon layer overleaf
Al back surface field.
Preferably, suede structure includes pyramid and reverse pyramid.
Preferably, in step S4, used HNO3It is 45%-50%:6%-8% with HF concentration ratio.
Compared with prior art, the beneficial effects of the present invention are:
Tunnel oxidation layer passivation contact (TOPCon) structure of the invention not only has good chemical passivation effect, utilizes
What the polysilicon that the oxide layer of one layer of ultra-thin permission electron hole tunnelling is adulterated with one layer of N-type or p-type formed, different doping
Type has different carrier selectivity, while avoiding directly contacting for metal electrode and silicon substrate, reduces compound, mentions
High battery efficiency.
The present invention utilizes tunnel oxidation layer to be passivated contact structures in the tow sides of battery, has good surface passivation
Effect is passivated silicon face immediately below front metal grid line and below the Al-BSF of the back side, avoids metal and silicon substrate
Direct contact, reduce surface recombination, promoted battery conversion efficiency.
Detailed description of the invention
Fig. 1 is overall structure diagram of the invention；
Fig. 2 is preparation method flow diagram of the invention.
In figure: 1P type monocrystalline silicon, the ultra-thin silicon oxide layer in 2 fronts, 3N type polysilicon layer, 4N type emitter, 5 oxide layers, 6 back
The ultra-thin silicon oxide layer in face, 7P type polysilicon layer, 8SiNx antireflection layer, 9Ag grid line, 10Al back surface field.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
The present invention provides a kind of technical solution referring to FIG. 1-2:
A kind of p-type high-efficiency battery of passivation on double surfaces contact, including p type single crystal silicon 1,1 front of p type single crystal silicon are provided with N-type
Emitter 4, N-type emitter 4 are provided with the ultra-thin silicon oxide layer 2 in front, ultra-thin 2 top of silicon oxide layer in front far from p type single crystal silicon 1
It is provided with N-type polycrystalline silicon layer 3, the ultra-thin silicon oxide layer 2 in front and N-type polycrystalline silicon layer 3 are in same vertical plane, and N-type polycrystalline
Silicon layer 3 covers the ultra-thin silicon oxide layer 2 in front completely, forms extraordinary tunnel oxidation layer passivation contact structures, the ultra-thin oxygen in front
The conplane two sides of SiClx layer 2 are provided with oxide layer 5, aoxidize to be formed by subsequent anneal, and oxide layer 5 is silicon oxide layer, with
Ultra-thin 2 thickness of silicon oxide layer in front is identical, and SiNx antireflection layer 8, and N-type are provided with above N-type polycrystalline silicon layer 3 and oxide layer 5
Ag grid line 9 is provided on polysilicon layer 3, Ag grid line 9 passes through SiNx antireflection layer 8 and is connected on N-type polycrystalline silicon layer 3.
1 back side of p type single crystal silicon is provided with the ultra-thin silicon oxide layer 6 in the back side, and the ultra-thin silicon oxide layer 6 in the back side is far from p type single crystal silicon 1
Side is provided with p-type polysilicon layer 7, forms the tunnel oxidation layer passivation contact structures at the back side, is arranged below p-type polysilicon layer 7
There is Al back surface field 10.
A kind of preparation method of the p-type high-efficiency battery of passivation on double surfaces contact, comprising the following steps: S1, cleaning and texturing: by P
Type monocrystalline silicon 1 is once purged to prepare special suede structure, and suede structure includes pyramid and reverse pyramid, controls p-type list
1 surface reflectivity of crystal silicon is in 9-11%；
S2, the preparation of front polysilicon: in the 1 front one layer of ultra-thin oxidation in front of preparation of p type single crystal silicon for having prepared flannelette
Silicon layer 2 and one layer of N-type polycrystalline silicon layer 3, the thickness control of the ultra-thin silicon oxide layer 2 in front use hot HNO3 solution oxygen in 1-2nm
Change or the preparation of dry oxidation method, the thickness control of N-type polycrystalline silicon layer 3 use PECVD to prepare in 30-50nm；
S3, it prepares exposure mask: preparing one layer of exposure mask, the figure and Ag of exposure mask in 3 surface screen printing of N-type polycrystalline silicon layer
9 figure of grid line is consistent；
S4, etching: HNO is used3With the mixed solution of HF, used HNO3It is 45%-50%:6%- with HF concentration ratio
8%, front side of silicon wafer is performed etching, the ultra-thin silicon oxide layer 2 in front and N-type polycrystalline silicon layer 3 of unmasked areas is removed, then goes
Except exposure mask；
S5, diffusion: High temperature diffusion is carried out in the front of silicon wafer, forms N-type emitter 4；
S6, cleaning: the phosphorosilicate glass diffuseed to form and edge PN junction are removed；
S7, annealing: oxide layer 5 is formed in ultra-thin 2 plane of silicon oxide layer in front of silicon wafer；
S8, the preparation of back side polysilicon layer: the ultra-thin silicon oxide layer 6 in one layer of back side and one layer are prepared at the back side of p type single crystal silicon 1
P-type polysilicon layer 7, the thickness control of the ultra-thin silicon oxide layer 6 in the back side use hot HNO in 1-2nm3Solution oxide or dry method oxygen
The preparation of change method, the thickness control of p-type polysilicon layer 7 use PECVD to prepare in 30-50nm；
Prepared by S9, front SiNx antireflection layer 8: preparing SiNx antireflection layer 8 in front side of silicon wafer with PECVD, control is thick
Degree is in 60-90nm, refractive index in 2.08-2.12；
S10, printing: printing Ag grid line 9 on positive N-type polycrystalline silicon layer 3, and figure is consistent with the mask pattern in S3,
And Al back surface field 10 is printed on p-type polysilicon layer 7 overleaf.
Embodiment one:
A kind of preparation method of the p-type high-efficiency battery of passivation on double surfaces contact, comprising the following steps:
S1, cleaning and texturing: special suede structure is prepared by p type single crystal silicon 1 is once purged, suede structure includes pyramid
And reverse pyramid, 1 surface reflectivity of p type single crystal silicon is controlled 10%；
S2, the preparation of front polysilicon: in the 1 front one layer of ultra-thin oxidation in front of preparation of p type single crystal silicon for having prepared flannelette
Silicon layer 2 and one layer of N-type polycrystalline silicon layer 3, the thickness control of the ultra-thin silicon oxide layer 2 in front use dry oxidation legal system in 1nm
Standby, the thickness control of N-type polycrystalline silicon layer 3 uses PECVD to prepare in 30nm；
S3, it prepares exposure mask: preparing one layer of exposure mask, the figure and Ag of exposure mask in 3 surface screen printing of N-type polycrystalline silicon layer
9 figure of grid line is consistent, and the ultra-thin silicon oxide layer 2 in front and N-type polycrystalline silicon layer 3 are hidden；
S4, etching: HNO is used3With the mixed solution of HF, used HNO3It is 50%:8% with HF concentration ratio, to silicon wafer
Front performs etching, and removes the ultra-thin silicon oxide layer 2 in front and N-type polycrystalline silicon layer 3 of unmasked areas, i.e., by the ultra-thin oxidation in front
The ultra-thin silicon oxide layer 2 in front and N-type polycrystalline silicon layer 3 of 2 two sides of silicon layer are got rid of, and covering on N-type polycrystalline silicon layer 3 is then removed
Film；
S5, diffusion: High temperature diffusion is carried out in the front of silicon wafer, forms N-type emitter 4；
S6, cleaning: the phosphorosilicate glass diffuseed to form and edge PN junction are removed；
S7, annealing: oxide layer 5 is formed in ultra-thin 2 plane of silicon oxide layer in front of silicon wafer；
S8, the preparation of back side polysilicon layer: the ultra-thin silicon oxide layer 6 in one layer of back side and one layer are prepared at the back side of p type single crystal silicon 1
P-type polysilicon layer 7, the thickness control of the ultra-thin silicon oxide layer 6 in the back side use hot HNO in 1nm3Solution oxide or dry oxidation
Method preparation, the thickness control of p-type polysilicon layer 7 use PECVD to prepare in 30nm；
Prepared by S9, front SiNx antireflection layer 8: preparing SiNx antireflection layer 8 in front side of silicon wafer with PECVD, control is thick
Degree is in 60nm, refractive index 2.10；
S10, printing: Ag grid line 9 is printed on positive N-type polycrystalline silicon layer 3, and is printed on p-type polysilicon layer 7 overleaf
Brush Al back surface field 10.
It although an embodiment of the present invention has been shown and described, for the ordinary skill in the art, can be with
A variety of variations, modification, replacement can be carried out to these embodiments without departing from the principles and spirit of the present invention by understanding
And modification, the scope of the present invention is defined by the appended.
Claims (4)
1. a kind of p-type high-efficiency battery of passivation on double surfaces contact, including p type single crystal silicon (1), it is characterised in that: the p type single crystal silicon
(1) front is provided with N-type emitter (4), and the N-type emitter (4) is provided with the ultra-thin oxidation in front far from p type single crystal silicon (1)
Silicon layer (2), the ultra-thin silicon oxide layer in front (2) top is provided with N-type polycrystalline silicon layer (3), and the ultra-thin silicon oxide layer (2) in front
Conplane two sides are provided with oxide layer (5), are provided with SiNx anti-reflection above the N-type polycrystalline silicon layer (3) and oxide layer (5)
It penetrates layer (8), and is provided with Ag grid line (9) on N-type polycrystalline silicon layer (3), the Ag grid line (9) connects across SiNx antireflection layer (8)
It is connected on N-type polycrystalline silicon layer (3)；
P type single crystal silicon (1) back side is provided with the ultra-thin silicon oxide layer in the back side (6), and the ultra-thin silicon oxide layer in the back side (6) is separate
P type single crystal silicon (1) side is provided with p-type polysilicon layer (7), is provided with Al back surface field (10) below the p-type polysilicon layer (7).
2. a kind of preparation method of the p-type high-efficiency battery of passivation on double surfaces contact, which comprises the following steps: S1, cleaning
Making herbs into wool: special suede structure is prepared by p type single crystal silicon (1) is once purged, controls p type single crystal silicon (1) surface reflectivity in 9-
11%；
S2, the preparation of front polysilicon: in the one layer of ultra-thin silica in front of p type single crystal silicon (1) front preparation for having prepared flannelette
Layer (2) and one layer of N-type polycrystalline silicon layer (3), the thickness control of the ultra-thin silicon oxide layer (2) in front use hot HNO in 1-2nm3It is molten
Liquid oxidation or the preparation of dry oxidation method, the thickness control of N-type polycrystalline silicon layer (3) use PECVD to prepare in 30-50nm；
S3, it prepares exposure mask: preparing one layer of exposure mask, the figure and Ag grid of exposure mask in N-type polycrystalline silicon layer (3) surface screen printing
Line (9) figure is consistent；
S4, etching: HNO is used3With the mixed solution of HF, front side of silicon wafer is performed etching, the front for removing unmasked areas is ultra-thin
Silicon oxide layer (2) and N-type polycrystalline silicon layer (3), then remove exposure mask；
S5, diffusion: High temperature diffusion is carried out in the front of silicon wafer, is formed N-type emitter (4)；
S6, cleaning: the phosphorosilicate glass diffuseed to form and edge PN junction are removed；
S7, annealing: oxide layer (5) are formed in ultra-thin silicon oxide layer (2) plane in front of silicon wafer；
S8, the preparation of back side polysilicon layer: one layer of ultra-thin silicon oxide layer in the back side (6) and one layer are prepared at the back side of p type single crystal silicon (1)
P-type polysilicon layer (7), the thickness control of the ultra-thin silicon oxide layer in the back side (6) use hot HNO in 1-2nm3Solution oxide is dry
The preparation of method oxidizing process, the thickness control of p-type polysilicon layer (7) use PECVD to prepare in 30-50nm；
S9, front SiNx antireflection layer (8) preparation: SiNx antireflection layer (8) are prepared with PECVD in front side of silicon wafer, control is thick
Degree is in 60-90nm, refractive index in 2.08-2.12；
S10, printing: Ag grid line (9) are printed on positive N-type polycrystalline silicon layer (3), and on p-type polysilicon layer (7) overleaf
It prints Al back surface field (10).
3. a kind of preparation method of the p-type high-efficiency battery of passivation on double surfaces contact according to claim 2, it is characterised in that:
Suede structure includes pyramid and reverse pyramid.
4. a kind of preparation method of the p-type high-efficiency battery of passivation on double surfaces contact according to claim 2, it is characterised in that:
In step S4, used HNO3It is 45%-50%:6%-8% with HF concentration ratio.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910437603.0A CN110137274B (en) | 2019-05-24 | 2019-05-24 | P-type efficient battery with double-sided passivation contact and preparation method thereof |
| PCT/CN2019/129545 WO2020238199A1 (en) | 2019-05-24 | 2019-12-28 | Double-sided passivation contact p-type efficient battery and preparation method therefor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910437603.0A CN110137274B (en) | 2019-05-24 | 2019-05-24 | P-type efficient battery with double-sided passivation contact and preparation method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110137274A true CN110137274A (en) | 2019-08-16 |
| CN110137274B CN110137274B (en) | 2024-07-09 |
Family
ID=67573082
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910437603.0A Active CN110137274B (en) | 2019-05-24 | 2019-05-24 | P-type efficient battery with double-sided passivation contact and preparation method thereof |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN110137274B (en) |
| WO (1) | WO2020238199A1 (en) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110379882A (en) * | 2019-08-23 | 2019-10-25 | 浙江正泰太阳能科技有限公司 | A kind of N-type passivation contact crystalline silicon solar cell comprising and preparation method thereof |
| CN110634996A (en) * | 2019-09-27 | 2019-12-31 | 浙江晶科能源有限公司 | Manufacturing method of passivation structure, passivation structure and photovoltaic cell |
| CN110931600A (en) * | 2019-11-16 | 2020-03-27 | 江西昌大高新能源材料技术有限公司 | Preparation method of HACL solar cell |
| CN110993744A (en) * | 2019-12-26 | 2020-04-10 | 浙江晶科能源有限公司 | Preparation method of P-type passivated contact battery |
| CN111180551A (en) * | 2020-01-02 | 2020-05-19 | 浙江晶科能源有限公司 | Selective emitter solar cell and preparation method thereof |
| CN111416017A (en) * | 2020-03-26 | 2020-07-14 | 泰州中来光电科技有限公司 | Preparation method of passivated contact solar cell |
| WO2020238199A1 (en) * | 2019-05-24 | 2020-12-03 | 通威太阳能（安徽）有限公司 | Double-sided passivation contact p-type efficient battery and preparation method therefor |
| EP3806163A1 (en) * | 2019-10-09 | 2021-04-14 | EEPV Corp. | Solar cell and manufacturing method thereof |
| WO2021098018A1 (en) * | 2019-11-20 | 2021-05-27 | 浙江晶科能源有限公司 | Partial tunneling oxide layer passivation contact structure of photovoltaic cell and photovoltaic module |
| WO2021203813A1 (en) * | 2020-04-08 | 2021-10-14 | 浙江正泰太阳能科技有限公司 | P-type passivating contact solar cell and preparation method therefor |
| WO2021227568A1 (en) * | 2020-05-14 | 2021-11-18 | 浙江正泰太阳能科技有限公司 | P-type passivation contact solar cell and manufacturing method therefor |
| CN114823980A (en) * | 2022-04-29 | 2022-07-29 | 浙江爱旭太阳能科技有限公司 | Preparation process of contact resistance test structure of passivation contact and test structure |
| CN116705915A (en) * | 2023-08-04 | 2023-09-05 | 常州亿晶光电科技有限公司 | Preparation method of novel double-sided TOPCON battery |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1507075A (en) * | 2002-12-10 | 2004-06-23 | 北京力诺桑普光伏高科技有限公司 | Surface structure of monocrystalline silicon solar cell and its making process |
| WO2017004624A1 (en) * | 2015-07-02 | 2017-01-05 | Solexel, Inc. | Discrete carrier selective passivated contacts for solar cells |
| CN106784128A (en) * | 2015-11-20 | 2017-05-31 | 上海神舟新能源发展有限公司 | The preparation method of preceding emitter junction back side tunnel oxidation passivation contact high-efficiency battery |
| CN106784129A (en) * | 2015-11-20 | 2017-05-31 | 上海神舟新能源发展有限公司 | The preparation method of emitter junction back side tunnel oxidation passivation contact high-efficiency battery |
| CN206271727U (en) * | 2016-10-25 | 2017-06-20 | 苏州阿特斯阳光电力科技有限公司 | A kind of texturing slot for crystalline silicon |
| KR101768907B1 (en) * | 2016-09-27 | 2017-08-18 | 충남대학교산학협력단 | Method of fabricating Solar Cell |
| CN107195699A (en) * | 2017-07-12 | 2017-09-22 | 泰州中来光电科技有限公司 | One kind passivation contact solar cell and preparation method |
| CN108538952A (en) * | 2018-05-18 | 2018-09-14 | 东方环晟光伏（江苏）有限公司 | Crystalline silicon high performance solar batteries structure and preparation method thereof |
| CN109494261A (en) * | 2018-10-19 | 2019-03-19 | 晶澳（扬州）太阳能科技有限公司 | Silica-based solar cell and preparation method, photovoltaic module |
| CN109524480A (en) * | 2018-11-26 | 2019-03-26 | 东方日升（常州）新能源有限公司 | A kind of p-type crystal silicon solar battery and preparation method thereof of local contact passivation |
| CN209592051U (en) * | 2019-05-24 | 2019-11-05 | 通威太阳能（安徽）有限公司 | A kind of p-type high-efficiency battery of passivation on double surfaces contact |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20170133545A1 (en) * | 2015-11-09 | 2017-05-11 | Solarworld Americas Inc. | Passivated contacts for photovoltaic cells |
| CN105826428B (en) * | 2016-04-26 | 2017-12-08 | 泰州中来光电科技有限公司 | One kind passivation contact N-type crystalline silicon battery and preparation method and component, system |
| CN108461570A (en) * | 2018-03-12 | 2018-08-28 | 南昌大学 | A kind of crystal silicon double-side solar cell structure |
| CN109326673B (en) * | 2018-08-10 | 2024-09-20 | 正泰新能科技股份有限公司 | P-type crystalline silicon PERC battery and preparation method thereof |
| CN110137274B (en) * | 2019-05-24 | 2024-07-09 | 通威太阳能（安徽）有限公司 | P-type efficient battery with double-sided passivation contact and preparation method thereof |
-
2019
- 2019-05-24 CN CN201910437603.0A patent/CN110137274B/en active Active
- 2019-12-28 WO PCT/CN2019/129545 patent/WO2020238199A1/en active Application Filing
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1507075A (en) * | 2002-12-10 | 2004-06-23 | 北京力诺桑普光伏高科技有限公司 | Surface structure of monocrystalline silicon solar cell and its making process |
| WO2017004624A1 (en) * | 2015-07-02 | 2017-01-05 | Solexel, Inc. | Discrete carrier selective passivated contacts for solar cells |
| CN106784128A (en) * | 2015-11-20 | 2017-05-31 | 上海神舟新能源发展有限公司 | The preparation method of preceding emitter junction back side tunnel oxidation passivation contact high-efficiency battery |
| CN106784129A (en) * | 2015-11-20 | 2017-05-31 | 上海神舟新能源发展有限公司 | The preparation method of emitter junction back side tunnel oxidation passivation contact high-efficiency battery |
| KR101768907B1 (en) * | 2016-09-27 | 2017-08-18 | 충남대학교산학협력단 | Method of fabricating Solar Cell |
| CN206271727U (en) * | 2016-10-25 | 2017-06-20 | 苏州阿特斯阳光电力科技有限公司 | A kind of texturing slot for crystalline silicon |
| CN107195699A (en) * | 2017-07-12 | 2017-09-22 | 泰州中来光电科技有限公司 | One kind passivation contact solar cell and preparation method |
| CN108538952A (en) * | 2018-05-18 | 2018-09-14 | 东方环晟光伏（江苏）有限公司 | Crystalline silicon high performance solar batteries structure and preparation method thereof |
| CN109494261A (en) * | 2018-10-19 | 2019-03-19 | 晶澳（扬州）太阳能科技有限公司 | Silica-based solar cell and preparation method, photovoltaic module |
| CN109524480A (en) * | 2018-11-26 | 2019-03-26 | 东方日升（常州）新能源有限公司 | A kind of p-type crystal silicon solar battery and preparation method thereof of local contact passivation |
| CN209592051U (en) * | 2019-05-24 | 2019-11-05 | 通威太阳能（安徽）有限公司 | A kind of p-type high-efficiency battery of passivation on double surfaces contact |
Cited By (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020238199A1 (en) * | 2019-05-24 | 2020-12-03 | 通威太阳能（安徽）有限公司 | Double-sided passivation contact p-type efficient battery and preparation method therefor |
| CN110379882A (en) * | 2019-08-23 | 2019-10-25 | 浙江正泰太阳能科技有限公司 | A kind of N-type passivation contact crystalline silicon solar cell comprising and preparation method thereof |
| CN110634996A (en) * | 2019-09-27 | 2019-12-31 | 浙江晶科能源有限公司 | Manufacturing method of passivation structure, passivation structure and photovoltaic cell |
| EP3806163A1 (en) * | 2019-10-09 | 2021-04-14 | EEPV Corp. | Solar cell and manufacturing method thereof |
| JP2021061395A (en) * | 2019-10-09 | 2021-04-15 | 長生太陽能股▲ふん▼有限公司 | Solar cell and manufacturing method thereof |
| CN110931600A (en) * | 2019-11-16 | 2020-03-27 | 江西昌大高新能源材料技术有限公司 | Preparation method of HACL solar cell |
| AU2019475453B2 (en) * | 2019-11-20 | 2023-08-10 | Jinko Solar Co., Ltd. | Partial tunneling oxide layer passivation contact structure of photovoltaic cell and photovoltaic module |
| EP4064367A4 (en) * | 2019-11-20 | 2023-12-06 | Zhejiang Jinko Solar Co., Ltd. | Partial tunneling oxide layer passivation contact structure of photovoltaic cell and photovoltaic module |
| WO2021098018A1 (en) * | 2019-11-20 | 2021-05-27 | 浙江晶科能源有限公司 | Partial tunneling oxide layer passivation contact structure of photovoltaic cell and photovoltaic module |
| CN110993744A (en) * | 2019-12-26 | 2020-04-10 | 浙江晶科能源有限公司 | Preparation method of P-type passivated contact battery |
| CN111180551A (en) * | 2020-01-02 | 2020-05-19 | 浙江晶科能源有限公司 | Selective emitter solar cell and preparation method thereof |
| CN111416017A (en) * | 2020-03-26 | 2020-07-14 | 泰州中来光电科技有限公司 | Preparation method of passivated contact solar cell |
| WO2021203813A1 (en) * | 2020-04-08 | 2021-10-14 | 浙江正泰太阳能科技有限公司 | P-type passivating contact solar cell and preparation method therefor |
| WO2021227568A1 (en) * | 2020-05-14 | 2021-11-18 | 浙江正泰太阳能科技有限公司 | P-type passivation contact solar cell and manufacturing method therefor |
| CN114823980A (en) * | 2022-04-29 | 2022-07-29 | 浙江爱旭太阳能科技有限公司 | Preparation process of contact resistance test structure of passivation contact and test structure |
| CN116705915A (en) * | 2023-08-04 | 2023-09-05 | 常州亿晶光电科技有限公司 | Preparation method of novel double-sided TOPCON battery |
| CN116705915B (en) * | 2023-08-04 | 2023-10-20 | 常州亿晶光电科技有限公司 | Preparation method of novel double-sided TOPCON battery |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2020238199A1 (en) | 2020-12-03 |
| CN110137274B (en) | 2024-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110137274A (en) | A kind of p-type high-efficiency battery and preparation method thereof of passivation on double surfaces contact | |
| CN102623517B (en) | Back contact type crystalline silicon solar cell and production method thereof | |
| CN110265497B (en) | N-type crystalline silicon solar cell with selective emitter and preparation method thereof | |
| CN210926046U (en) | Solar cell | |
| CN113707761A (en) | N-type selective emitter solar cell and preparation method thereof | |
| CN103022265B (en) | Solar battery sheet and method of diffusion thereof | |
| CN110190137B (en) | Double-layer passivation film for front contact passivation and preparation method thereof | |
| CN110854240A (en) | PERC battery and preparation method thereof | |
| CN105355707A (en) | Efficient crystalline silicon solar cell and preparation method therefor | |
| CN112397596A (en) | Low-cost high-efficiency solar cell and preparation method thereof | |
| CN112820793A (en) | Solar cell and preparation method thereof | |
| CN102931287A (en) | N-type battery slice and preparation method thereof | |
| CN103094417B (en) | The method for manufacturing solar battery of the emitter structure of low high low doping concentration | |
| CN102983214B (en) | Preparation method of selective emitter crystalline silicon solar cell | |
| CN116705915B (en) | Preparation method of novel double-sided TOPCON battery | |
| CN102709389B (en) | Method for preparing double-faced back contact solar cell | |
| CN209592051U (en) | A kind of p-type high-efficiency battery of passivation on double surfaces contact | |
| CN102945892B (en) | A kind of method for manufacturing solar battery | |
| CN104134706B (en) | Graphene silicon solar cell and manufacturing method thereof | |
| CN103094418B (en) | Solar cell preparation method | |
| CN103280492A (en) | Method for manufacturing high-sheet-resistance solar cells | |
| CN205104495U (en) | High efficiency crystal silicon solar cell | |
| CN210956692U (en) | PERC battery | |
| CN110739366B (en) | Method for repairing PERC solar cell back film laser grooving damage | |
| CN101958364B (en) | Production method of back-passivated solar cell |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 610299 Chengdu High tech Comprehensive Bonded Zone Shuangliu Industrial Park Comprehensive Bonded Zone, Sichuan Province, China Patentee after: TONGWEI SOLAR (CHENGDU) Co.,Ltd. Country or region after: China Patentee after: TONGWEI SOLAR ENERGY (ANHUI) Co.,Ltd. Address before: 230088 southwest corner of the intersection of Changning Avenue and Xiyou Road, high tech Zone, Hefei City, Anhui Province Patentee before: TONGWEI SOLAR ENERGY (ANHUI) Co.,Ltd. Country or region before: China Patentee before: TONGWEI SOLAR (CHENGDU) Co.,Ltd. |