[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Choi et al., 1994 - Google Patents

A Gaussian synapse circuit for analog VLSI neural networks

Choi et al., 1994

Document ID
298783548881088070
Author
Choi J
Sheu B
Chang J
Publication year
Publication venue
IEEE Transactions on very large scale integration (VLSI) systems

External Links

Snippet

Back-propagation neural networks with Gaussian function synapses have better convergence property over those with linear-multiplying synapses. In digital simulation, more computing time is spent on Gaussian function evaluation. We present a compact …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/08—Learning methods
    • G06N3/082—Learning methods modifying the architecture, e.g. adding or deleting nodes or connections, pruning
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • H03M1/74—Simultaneous conversion
    • H03M1/80—Simultaneous conversion using weighted impedances
    • H03M1/802—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design

Similar Documents

Publication Publication Date Title
Choi et al. A Gaussian synapse circuit for analog VLSI neural networks
Fayyazi et al. An ultra low-power memristive neuromorphic circuit for Internet of Things smart sensors
US5479579A (en) Cascaded VLSI neural network architecture for on-line learning
Lee et al. Hardware annealing in analog VLSI neurocomputing
Choi et al. A high-precision VLSI winner-take-all circuit for self-organizing neural networks
Jabri et al. Adaptive analog VLSI neural systems
Hasler Opportunities in physical computing driven by analog realization
Foo et al. Analog components for the VLSI of neural networks
US5039870A (en) Weighted summation circuits having different-weight ranks of capacitive structures
JPH0467259A (en) Information processor
US5039871A (en) Capacitive structures for weighted summation as used in neural nets
Xuan et al. High-efficiency data conversion interface for reconfigurable function-in-memory computing
Lehmann Hardware learning in analogue VLSI neural networks
Kumar et al. Bias-scalable near-memory CMOS analog processor for machine learning
EP0530237B1 (en) Capacitive structures for weighted summation, as used in neural nets
Chou et al. VLSI design of optimization and image processing cellular neural networks
Lee et al. VLSI image processor using analog programmable synapses and neurons
JPH06187472A (en) Analog neural network
Chang et al. Compact mixed-signal convolutional neural network using a single modular neuron
Lee et al. Parallel digital image restoration using adaptive VLSI neural chips
US20040083193A1 (en) Expandable on-chip back propagation learning neural network with 4-neuron 16-synapse
Leong et al. A VLSI neural network for morphology classification
Choi et al. Subthreshold MOS implementation of neural networks with on-chip error backpropagation learning
Almeida et al. A mixed-mode architecture for implementation of analog neural networks with digital programmability
Youssefi et al. Efficient mixed-signal synapse multipliers for multi-layer feed-forward neural networks