[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kumar et al., 2023 - Google Patents

Bias-scalable near-memory CMOS analog processor for machine learning

Kumar et al., 2023

View PDF
Document ID
9353777892061155068
Author
Kumar P
Nandi A
Chakrabartty S
Thakur C
Publication year
Publication venue
IEEE Journal on Emerging and Selected Topics in Circuits and Systems

External Links

Snippet

Bias-scalable analog computing is attractive for implementing machine learning (ML) processors with distinct power-performance specifications. For instance, ML implementations for server workloads are focused on higher computational throughput for …
Continue reading at arxiv.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/20—Arrangements for performing computing operations, e.g. operational amplifiers for evaluating powers, roots, polynomes, mean square values, standard deviation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/14—Arrangements for performing computing operations, e.g. operational amplifiers for addition or subtraction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations

Similar Documents

Publication Publication Date Title
Fayyazi et al. An ultra low-power memristive neuromorphic circuit for Internet of Things smart sensors
Yao et al. VLSI extreme learning machine: A design space exploration
Chakrabartty et al. Sub-microwatt analog VLSI trainable pattern classifier
Kang et al. Deep in-memory architectures in SRAM: An analog approach to approximate computing
Kang et al. An in-memory VLSI architecture for convolutional neural networks
Du et al. An analog neural network computing engine using CMOS-compatible charge-trap-transistor (CTT)
Ramakrishnan et al. Vector-matrix multiply and winner-take-all as an analog classifier
Kadetotad et al. Parallel architecture with resistive crosspoint array for dictionary learning acceleration
Correll et al. A fully integrated reprogrammable CMOS-RRAM compute-in-memory coprocessor for neuromorphic applications
Mu et al. SRAM-based in-memory computing macro featuring voltage-mode accumulator and row-by-row ADC for processing neural networks
Nasrin et al. Mf-net: Compute-in-memory sram for multibit precision inference using memory-immersed data conversion and multiplication-free operators
Hasler Opportunities in physical computing driven by analog realization
Kumar et al. Bias-scalable near-memory CMOS analog processor for machine learning
Shah et al. SoC FPAA hardware implementation of a VMM+ WTA embedded learning classifier
Lim et al. Highly reliable inference system of neural networks using gated Schottky diodes
Kumar et al. Process, bias, and temperature scalable cmos analog computing circuits for machine learning
Song et al. A 28 nm 16 kb bit-scalable charge-domain transpose 6T SRAM in-memory computing macro
Nowshin et al. Merrc: A memristor-enabled reconfigurable low-power reservoir computing architecture at the edge
US11636326B2 (en) System, method, and computer device for transistor-based neural networks
Peng et al. An SRAM-based reconfigurable cognitive computation matrix for sensor edge applications
Wu et al. CMOS current-mode neural associative memory design with on-chip learning
Yao et al. Computation using mismatch: Neuromorphic extreme learning machines
Zhang et al. GEM: a generalized memristor device modeling framework based on neural network for transient circuit simulation
Xue Recent development in analog computation: a brief overview
Mohamed et al. A power-efficient and re-configurable analog artificial neural network classifier