[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Chou et al., 1997 - Google Patents

VLSI design of optimization and image processing cellular neural networks

Chou et al., 1997

Document ID
15779695144488639885
Author
Chou E
Sheu B
Chang R
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

External Links

Snippet

Detailed design of a current-mode cellular neural network for optimization and image processing is presented. The hardware annealing function is also embedded in the network. It is a paralleled version of fast mean-field annealing in analog networks, and is highly …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/08—Learning methods
    • G06N3/082—Learning methods modifying the architecture, e.g. adding or deleting nodes or connections, pruning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06J—HYBRID COMPUTING ARRANGEMENTS
    • G06J1/00—Hybrid computing arrangements

Similar Documents

Publication Publication Date Title
Hasler Large-scale field-programmable analog arrays
Lee et al. Hardware annealing in analog VLSI neurocomputing
Zhang et al. Design guidelines of RRAM based neural-processing-unit: A joint device-circuit-algorithm analysis
Kinget et al. A programmable analog cellular neural network CMOS chip for high speed image processing
Macq et al. Analog implementation of a Kohonen map with on-chip learning
Yao et al. VLSI extreme learning machine: A design space exploration
Yang et al. VLSI implementation of cellular neural networks
Valle et al. An experimental analog VLSI neural network with on-chip back-propagation learning
Lou et al. A mixed signal architecture for convolutional neural networks
Milev et al. Analog implementation of ANN with inherent quadratic nonlinearity of the synapses
Larras et al. Ultra-low-energy mixed-signal IC implementing encoded neural networks
Chou et al. VLSI design of optimization and image processing cellular neural networks
Yang et al. Analog circuit implementation of LIF and STDP models for spiking neural networks
Montalvo et al. An analog VLSI neural network with on-chip perturbation learning
Anguita et al. Analog CMOS implementation of a discrete time CNN with programmable cloning templates
Szczęsny High speed and low sensitive current-mode CMOS perceptron
Hamilton et al. Pulse stream VLSI circuits and systems: The EPSILON neural network chipset
Serrano-Gotarrdeona et al. An ART1 microchip and its use in multi-ART1 systems
Wu et al. A learnable cellular neural network structure with ratio memory for image processing
Chua et al. Cellular neural networks and analog VLSI
Salam Learning Algorithms for Artifical Neural Nets for Analog Circuit Implementation
Yüzügüler et al. Analog neural networks with deep-submicrometer nonlinear synapses
Lee et al. VLSI image processor using analog programmable synapses and neurons
Bo et al. A circuit architecture for analog on-chip back propagation learning with local learning rate adaptation
US20040083193A1 (en) Expandable on-chip back propagation learning neural network with 4-neuron 16-synapse