[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Caggiano et al., 2001 - Google Patents

Modeling the electrical parasitics for large I/O ball grid array packages for RF applications

Caggiano et al., 2001

Document ID
2590459739089633981
Author
Caggiano M
Ou J
Tatikola R
Publication year
Publication venue
IETE Technical Review

External Links

Snippet

This publication describes a computer program that can rapidly generate RF models of the electrical parasitics for either two layer low cost BGA packages or for multi-layer high performance BGA packages. The user enters simple dimensional information for the …
Continue reading at www.tandfonline.com (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details
    • G01R1/06—Measuring leads; Measuring probes
    • G01R1/067—Measuring probes
    • G01R1/073—Multiple probes
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, and noise or electromagnetic interference
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards

Similar Documents

Publication Publication Date Title
McCredie et al. Modeling, measurement, and simulation of simultaneous switching noise
US6845491B2 (en) Method of designing, fabricating, testing and interconnecting an IC to external circuit nodes
US7340703B2 (en) Test structures and method for interconnect impedance property extraction
US6532439B2 (en) Method for determining the desired decoupling components for power distribution systems
US6822438B2 (en) Apparatus for measuring parasitic capacitance and inductance of I/O leads on electrical component using a network analyzer
US20080266028A1 (en) Enhanced Substrate Using Metamaterials
CN110133379B (en) Method for measuring parasitic inductance of Josephson junction
Ito et al. Modeling of interconnections and isolation within a multilayered ball grid array package
US6195613B1 (en) Method and system for measuring equivalent series resistance of capacitors and method for decoupling power distribution systems
McGibney et al. An overview of electrical characterization techniques and theory for IC packages and interconnects
Lin Measured capacitance coefficients of multiconductor microstrip lines with small dimensions
US4933860A (en) Method for fabricating a radio frequency integrated circuit and product formed thereby
Caggiano et al. Modeling the electrical parasitics for large I/O ball grid array packages for RF applications
Jeong et al. Electrical characterization of ball grid array packages from S-parameter measurements below 500 MHz
Lee et al. Modeling and analysis of 3-D solenoid embedded inductors
Jackson et al. Microwave-circuit modeling of high lead-count plastic packages
Sun et al. Compromise impedance match design for pogo pins with different single-ended and differential signal-ground patterns
Zhu Physics-based equivalent circuit model extraction for system level PDN and a novel PDN impedance measurement method
Heuvelman et al. Simulation Methodology of Radiated Emission for IC Stripline Measurements
Shah et al. On-Chip Inductance in X Architecture Enabled Design
Amey et al. Electrical Design, Simulation, and Testing
Schwab et al. The use of laminate multichip modules for the packaging of 9-GHz digital multichip circuits
Ahn et al. Over GHz electrical circuit model of a high-density multiple line grid array (MLGA) interposer
Martens et al. Electronic Packaging and High Frequencies
Sung et al. Microwave frequency crosstalk model of redistribution line patterns on wafer level package