Sun et al., 2010 - Google Patents
Compromise impedance match design for pogo pins with different single-ended and differential signal-ground patternsSun et al., 2010
View PDF- Document ID
- 3865320142137644390
- Author
- Sun R
- Wu R
- Hsiao S
- De Zutter D
- Publication year
- Publication venue
- IEEE transactions on advanced packaging
External Links
Snippet
A new concept of compromise impedance match design is proposed for pogo pins with various signal-ground patterns. To begin with, the methodologies of equivalent circuit modeling for single-ended and differential pogo pins are described. A de-embedding …
- 238000000034 method 0 abstract description 16
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06772—High frequency probes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2822—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P5/00—Coupling devices of the waveguide type
- H01P5/12—Coupling devices having more than two ports
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Martens | High-frequency characterization of electronic packaging | |
Ito et al. | A simple through-only de-embedding method for on-wafer S-parameter measurements up to 110 GHz | |
Cherry et al. | FDTD analysis of high frequency electronic interconnection effects | |
Sun et al. | A new isolation structure of pogo pins for crosstalk reduction in a test socket | |
Johansen et al. | EM simulation accuracy enhancement for broadband modeling of on-wafer passive components | |
Liu et al. | An empirical modeling of far-end crosstalk and insertion loss in microstrip lines | |
de Paulis et al. | EBG-based common-mode microstrip and stripline filters: Experimental investigation of performances and crosstalk | |
Zhu et al. | Revisiting characteristic impedance and its definition of microstrip line with a self-calibrated 3-D MoM scheme | |
Sun et al. | Compromise impedance match design for pogo pins with different single-ended and differential signal-ground patterns | |
Dahl et al. | Efficient total crosstalk analysis of large via arrays in silicon interposers | |
McGibney et al. | An overview of electrical characterization techniques and theory for IC packages and interconnects | |
de Paulis et al. | TEM-like launch geometries and simplified de-embedding for accurate through silicon via characterization | |
Ryu et al. | Embedded microstrip interconnection lines for gigahertz digital circuits | |
Wu et al. | The match game: Numerical de-embedding of field simulation and parameter extraction of circuit models for electromagnetic structure using calibration techniques | |
Deutsch et al. | Application of the short-pulse propagation technique for broadband characterization of PCB and other interconnect technologies | |
Liang et al. | Application of digital PGA technology to K-band microcircuit and microwave subsystem packages | |
Jiao et al. | A fast frequency-domain eigenvalue-based approach to full-wave modeling of large-scale three-dimensional on-chip interconnect structures | |
Zhu | Physics-based equivalent circuit model extraction for system level PDN and a novel PDN impedance measurement method | |
Parveg et al. | Modeling and applications of millimeter-wave slow-wave coplanar coupled lines in CMOS | |
Kim et al. | High-frequency-measurement-based circuit modeling and power/ground integrity evaluation of integrated circuit packages | |
Sun et al. | A simple and efficient RF technique for TSV characterization | |
Shitvov | Transmission/reflection measurement and near-field mapping techniques for passive intermodulation characterisation of printed lines | |
Tian et al. | Electromagnetic Coupling Estimation Based on Hybrid Equivalent Dipoles and Field-Circuit Models | |
Huynh et al. | Analysis of power transfer efficiency of standard integrated circuit immunity test methods | |
Hernandez-Sosa et al. | Characterization and modeling of electronic packages using S-parameters |