[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Abu-Issa et al., 2010 - Google Patents

Multi-degree smoother for low power consumption in single and multiple scan-chains BIST

Abu-Issa et al., 2010

Document ID
2161072492865540169
Author
Abu-Issa A
Quigley S
Publication year
Publication venue
2010 11th International Symposium on Quality Electronic Design (ISQED)

External Links

Snippet

This paper presents a smoothing technique for the output sequence of linear feedback shift registers (LFSR) to reduce power consumption in test-per-scan built-in self-test (BIST) applications. The proposed smoother is implemented by adding one multiplexer between …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators

Similar Documents

Publication Publication Date Title
Abu-Issa et al. Bit-swapping LFSR and scan-chain ordering: A novel technique for peak-and average-power reduction in scan-based BIST
Wang et al. LT-RTPG: A new test-per-scan BIST TPG for low switching activity
Liang et al. Test patterns of multiple SIC vectors: Theory and application in BIST schemes
Abu-Issa et al. Bit-swapping LFSR for low-power BIST
Abu-Issa Energy-efficient scheme for multiple scan-chains BIST using weight-based segmentation
Bhandari et al. A low power test pattern generator for minimizing switching activities and power consumption
Shaochong et al. A class of SIC circuits: theory and application in BIST design
Abu-Issa et al. Multi-degree smoother for low power consumption in single and multiple scan-chains BIST
Abu-Issa et al. SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST
Abu-Issa et al. LT-PRPG: Power minimization technique for test-per-scan BIST
Priya Test pattern generator (TPG) for low power logic built in self test (BIST)
Hussain et al. An SIC-BS linear feedback shift register for low power BIST
Sivanantham et al. Built-in self-test methodology for system-on-a-chip testing
Vasudevareddy et al. Low Power and High Fault Coverage BIST TPG
Sridhar et al. VHDL Implementation of a low power fault tolerant system
Subhramanyam et al. Fault Detection for ISCAS 89’S-27 Benchmark Circuit Using Low Power Lt-RTPG
Ye et al. A novel BIST scheme for low power testing
Suryanarayana et al. Multi-degree smoother for low power testable digital system design using BS-LFSR and scan-chain ordering techniques
Aswathy et al. Weight Based Segmentation of Scan Cells for Efficient ATPG Technique
Kumar Design of Low Power Test Pattern Generator For Built In Self-Test (BIST) Circuits
Motamarri et al. On-chip Generation of Functional Tests with Reduced Delay and Power
Reddy et al. Implementation of area and power efficient built in self Test Pattern Generator
Liang et al. A single input change test pattern generator for sequential circuits
Gavimath et al. FPGA Implementation of Vector Reduction Algorithm for LFSR
Vemuru et al. An improved configurable 2-D linear feedback shift register for embedded core built-in self-test