[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Shaochong et al., 2008 - Google Patents

A class of SIC circuits: theory and application in BIST design

Shaochong et al., 2008

Document ID
4892033402882740795
Author
Shaochong L
Xueyan H
Zhibiao S
Feng L
Publication year
Publication venue
IEEE Transactions on Circuits and Systems II: Express Briefs

External Links

Snippet

This paper proposes a simplified algebraic model to present the complex configurations of single input change (SIC) circuits, and investigates the relationship between the SIC sequence and its generating circuit. Furthermore, several key properties of the studied …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558—Addressing or selecting of subparts of the device under test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/31813—Test pattern generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators

Similar Documents

Publication Publication Date Title
Wang et al. DS-LFSR: a BIST TPG for low switching activity
Rajski et al. Test generator with preselected toggling for low power built-in self-test
Liang et al. Test patterns of multiple SIC vectors: Theory and application in BIST schemes
Filipek et al. Low-power programmable PRPG with test compression capabilities
Shaochong et al. A class of SIC circuits: theory and application in BIST design
Czysz et al. Low-power test data application in EDT environment through decompressor freeze
Hussain et al. An SIC-BS linear feedback shift register for low power BIST
Kalligeros et al. New reseeding technique for LFSR-based test pattern generation
Abu-Issa et al. SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST
Puczko Low power test pattern generator for BIST
Abu-Issa et al. LT-PRPG: Power minimization technique for test-per-scan BIST
Voyiatzis et al. On the generation of SIC pairs in optimal time
Kumar Design of Low Power Test Pattern Generator For Built In Self-Test (BIST) Circuits
Vasudevareddy et al. Low Power and High Fault Coverage BIST TPG
Czysz et al. On deploying scan chains for data storage in test compression environment
Yu et al. An improved source design for scan BIST
Shi et al. Multiple test set generation method for LFSR-based BIST
Wang et al. A Low Overhead High Test Compression Technique Using Pattern Clustering With $ n $-Detection Test Support
Aswathy et al. Weight Based Segmentation of Scan Cells for Efficient ATPG Technique
Sajjanar et al. Design and Implementation of Low Power Test Pattern Generator
Singh et al. Low power Hybrid CA register design for BIST applications
Zhang et al. A novel TPG method for reducing BIST test-vector size
Voyiatzis On Embedding Test patterns into Low-Power BIST sequences
Ramalingeswara Rao et al. Implementation of a Density-Optimized High-Throughput and Efficient Built-In Self-Test (BIST) System Using Multiple Instruction Stream Computing (MISC) Architecture
Rau et al. A Novel Hardware Architecture for Low Power and Rapid Testing of VLSI Circuits