[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Sivanantham et al., 2017 - Google Patents

Built-in self-test methodology for system-on-a-chip testing

Sivanantham et al., 2017

View PDF
Document ID
14171986887766491020
Author
Sivanantham S
Tresa T
Publication year

External Links

Snippet

Built-in Self-Test is a circuit embedded within the design to detect the faults in the System-on- a-Chip circuits. It shrinks the test application time and reduces the cost of external testing equipment. This paper presents a test pattern generation methodology for detection of …
Continue reading at nopr.niscpr.res.in (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Abu-Issa et al. Bit-swapping LFSR and scan-chain ordering: A novel technique for peak-and average-power reduction in scan-based BIST
Devika et al. Design of reconfigurable LFSR for VLSI IC testing in ASIC and FPGA
Cerda et al. An efficient FPGA random number generator using LFSRs and cellular automata
Shivakumar et al. A low-power and area-efficient design of a weighted pseudorandom test-pattern generator for a test-per-scan built-in self-test architecture
Stroele A self-test approach using accumulators as test pattern generators
Madhulatha et al. Reconfigurable Linear Feedback Shift Register
Sivanantham et al. Built-in self-test methodology for system-on-a-chip testing
Patil et al. Design and Implementation of BIST
Kavitha et al. Design of low power TPG using LP-LFSR
Saleem et al. A Programmable and Parameterisable Reseeding Linear Feedback Shift Register
Alamgir et al. A comparative analysis of LFSR cascading for hardware efficiency and high fault coverage in BIST applications
Voyiatzis et al. Algorithm for the generation of SIC pairs and its implementation in a BIST environment
Abu-Issa et al. SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST
Kirthi et al. Design of BIST with Low Power Test Pattern Generator
Mittal et al. Linear Feedback Shift Register-Based Test Pattern Generators: A Comparative Study
Voyiatzis et al. An accumulator-based BIST approach for two-pattern testing
Reddy et al. A new built in self test pattern generator for low power dissipation and high fault coverage
Praveen et al. BIST-based low power test vector generator and minimizing bulkiness of VLSI architecture
Abu-Issa et al. LT-PRPG: Power minimization technique for test-per-scan BIST
Vasudevareddy et al. Low Power and High Fault Coverage BIST TPG
Abu-Issa et al. Multi-degree smoother for low power consumption in single and multiple scan-chains BIST
Reddy et al. Implementation of area and power efficient built in self Test Pattern Generator
Supriya et al. Implementation of low power test pattern generator using LFSR
Voyiatzis et al. An effective two-pattern test generator for Arithmetic BIST
Sathya et al. POWER OPTIMIZATION IN BIST USING MODIFIED TPG STRUCTURE