[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Keller et al., 2020 - Google Patents

Using partial duplication with compare to detect radiation-induced failure in a commercial FPGA-Based networking system

Keller et al., 2020

Document ID
1936878105114660147
Author
Keller A
Anderson J
Wirthlin M
Wen S
Fung R
Chambers C
Publication year
Publication venue
2020 IEEE International Reliability Physics Symposium (IRPS)

External Links

Snippet

Duplication with compare, a circuit-level fault-detection technique, is used in this study in a partial manner to detect radiation-induced failures in a commercial FPGA-based networking system. A novel approach is taken to overcome challenges presented by multiple clock …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31717—Interconnect testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals

Similar Documents

Publication Publication Date Title
Pratt et al. Fine-grain SEU mitigation for FPGAs using partial TMR
Morgan et al. SEU-induced persistent error propagation in FPGAs
Asadi et al. Soft error rate estimation and mitigation for SRAM-based FPGAs
Johnson et al. Using duplication with compare for on-line error detection in FPGA-based designs
Keller et al. Dynamic SEU sensitivity of designs on two 28-nm SRAM-based FPGA architectures
Cannon et al. Improving the effectiveness of TMR designs on FPGAs with SEU-aware incremental placement
Villalta et al. SEU emulation in industrial SoCs combining microprocessor and FPGA
Cannon et al. Improving the reliability of TMR with nontriplicated I/O on SRAM FPGAs
Sterpone et al. A Novel Error Rate Estimation Approach forUltraScale+ SRAM-based FPGAs
Asadi et al. An analytical approach for soft error rate estimation of SRAM-based FPGAs
Guzman-Miranda et al. Coping with the obsolescence of safety-or mission-critical embedded systems using FPGAs
Sterpone et al. On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications
Keller et al. Using partial duplication with compare to detect radiation-induced failure in a commercial FPGA-Based networking system
JP2011023058A (en) Measuring device and measuring method
Darvishi et al. On the susceptibility of sram-based fpga routing network to delay changes induced by ionizing radiation
Gericota et al. On-line self-healing of circuits implemented on reconfigurable FPGAs
Keller Using on-chip error detection to estimate FPGA design sensitivity to configuration upsets
Berg et al. Verification of triple modular redundancy (TMR) insertion for reliable and trusted systems
Blackstone et al. A unified model for gate level propagation analysis
Keller Partial Circuit Replication for Masking and Detecting Soft Errors in SRAM-Based FPGAs
Andjelkovic et al. Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic
Keller Masking and Detecting Radiation-Induced Errors in SRAM-Based FPGAs Through Partial Circuit Replication
Chipana et al. Soft-error probability due to SET in clock tree networks
Berg FPGA mitigation strategies for critical applications
Thurlow TURTLE: A Fault Injection Platform for SRAM-Based FPGAs