[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Keller, 2021 - Google Patents

Partial Circuit Replication for Masking and Detecting Soft Errors in SRAM-Based FPGAs

Keller, 2021

View PDF
Document ID
7934286059104926139
Author
Keller A
Publication year

External Links

Snippet

Partial circuit replication is a soft error mitigation technique that uses redundant copies of a circuit to mask or detect the effects of soft errors. By masking or detecting the effect of soft errors on SRAM-based FPGAs, implemented circuits can be made more reliable. The …
Continue reading at scholarsarchive.byu.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Morgan et al. SEU-induced persistent error propagation in FPGAs
Pratt et al. Improving FPGA design robustness with partial TMR
Alderighi et al. Evaluation of single event upset mitigation schemes for SRAM based FPGAs using the FLIPPER fault injection platform
Brosser et al. Assessing scrubbing techniques for Xilinx SRAM-based FPGAs in space applications
Sanchez-Clemente et al. Logic masking for SET mitigation using approximate logic circuits
Cannon et al. Improving the effectiveness of TMR designs on FPGAs with SEU-aware incremental placement
Asadi et al. Analytical techniques for soft error rate modeling and mitigation of FPGA-based designs
US20170228270A1 (en) Method of fault tolerance in combinational circuits
Quinn et al. A test methodology for determining space readiness of Xilinx SRAM-based FPGA devices and designs
Sterpone et al. A Novel Error Rate Estimation Approach forUltraScale+ SRAM-based FPGAs
Keller et al. Partial TMR for improving the soft error reliability of SRAM-based FPGA designs
Berg Fault tolerance implementation within SRAM based FPGA designs based upon the increased level of single event upset susceptibility
Krishnaswamy et al. Design, analysis and test of logic circuits under uncertainty
Sterpone et al. On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications
Ottavi et al. Dependable multicore architectures at nanoscale
Brosser et al. SEU mitigation techniques for advanced reprogrammable FPGA in space
Darvishi et al. On the susceptibility of sram-based fpga routing network to delay changes induced by ionizing radiation
Keller Partial Circuit Replication for Masking and Detecting Soft Errors in SRAM-Based FPGAs
Alexandrescu et al. Fault injection and fault tolerance methodologies for assessing device robustness and mitigating against ionizing radiation
Gericota et al. On-line self-healing of circuits implemented on reconfigurable FPGAs
Dutta et al. Synthesis of nonintrusive concurrent error detection using an even error detecting function
Keller Using on-chip error detection to estimate FPGA design sensitivity to configuration upsets
Sootkaneung et al. Gate input reconfiguration for combating soft errors in combinational circuits
Berg et al. New developments in error detection and correction strategies for critical applications
Wali Circuit and system fault tolerance techniques