Rowberry, 2019 - Google Patents
A soft-error reliability testing platform for FPGA-based network systemsRowberry, 2019
View PDF- Document ID
- 1007421835975130369
- Author
- Rowberry H
- Publication year
External Links
Snippet
FPGAs are frequently used in network systems to provide the performance and flexibility that is required of modern computer networks while allowing network vendors to bring products to market quickly. Like all electronic devices, FPGAs are vulnerable to ionizing radiation …
- 239000007924 injection 0 abstract description 60
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0775—Content or structure details of the error report, e.g. specific table structure, specific error fields
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3632—Software debugging of specific synchronisation aspects
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing packet switching networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Khurshid et al. | Veriflow: Verifying network-wide invariants in real time | |
EP3573240B1 (en) | Apparatus and method for transmitting a signal between first and second clock domains | |
Sterpone et al. | A novel fault tolerant and runtime reconfigurable platform for satellite payload processing | |
Beechu et al. | Hardware implementation of fault tolerance NoC core mapping | |
Siegle et al. | Availability analysis for satellite data processing systems based on SRAM FPGAs | |
Smith et al. | Techniques to enable FPGA based reconfigurable fault tolerant space computing | |
Rowberry | A soft-error reliability testing platform for FPGA-based network systems | |
Rambo et al. | FMEA-based analysis of a network-on-chip for mixed-critical systems | |
Feehrer et al. | Implementation and modeling for high-performance I/O Hub used in SPARC M7 processor-based servers | |
Parikh et al. | Forever: A complementary formal and runtime verification approach to correct noc functionality | |
Osterloh et al. | Architecture verification of the SoCWire NoC approach for safe dynamic partial reconfiguration in space applications | |
Silburt et al. | Specification and verification of soft error performance in reliable internet core routers | |
Göhringer et al. | Reliable and adaptive network-on-chip architectures for cyber physical systems | |
Keller | Using on-chip error detection to estimate FPGA design sensitivity to configuration upsets | |
Han et al. | A diagnosable network-on-chip for FPGA verification of intellectual properties | |
Kan et al. | A case Study: pre-Silicon SoC RAS validation for NoC server processor | |
Schatral | Design of Multi-Gigabit Network Interconnect Elements and Protocols for a Data Acquisition System in Radiation Environments | |
Daoud et al. | Runtime packet-dropping detection of faulty nodes in network-on-chip | |
Siegle et al. | New voter design enabling hot redundancy for asynchronous network nodes | |
Bakalis et al. | Accessing register spaces in FPGAs within the ATLAS DAQ scheme via the SCA eXtension | |
Janson et al. | Await: An ultra-lightweight soft-error mitigation mechanism for network-on-chip links | |
Keller et al. | Using partial duplication with compare to detect radiation-induced failure in a commercial FPGA-Based networking system | |
Burkhardt | A Hardware Verification Methodology for an Interconnection Network with fast Process Synchronization | |
Floering et al. | An adaptive architecture for monitoring and failure analysis of high-speed networks | |
Krayem et al. | Data and Fault Aware Routing Algorithm for NoC Based Approximate Computing |