[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Ahmad et al., 2011 - Google Patents

Selection of polynomials for cyclic redundancy check for the use of high speed embedded: an algorithmic procedure

Ahmad et al., 2011

View PDF
Document ID
18363913589475420369
Author
Ahmad A
Hayat L
Publication year
Publication venue
WSEAS Transactions on Computers

External Links

Snippet

Cyclic Redundancy Check (CRC) technique which is widely used tools in globally standardized telecommunications systems for dealing with data errors detection and correction have not been fully standardized. Most of the CRCs in current use have some …
Continue reading at www.wseas.us (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/388—Skewing
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
    • H03M7/14—Conversion to or from non-weighted codes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions

Similar Documents

Publication Publication Date Title
Panda et al. Modified dual-CLCG method and its VLSI architecture for pseudorandom bit generation
Cheng et al. High-speed parallel CRC implementation based on unfolding, pipelining, and retiming
JP5165755B2 (en) Cryptographic random number generator using finite field operations
Muthiah et al. Implementation of high-speed LFSR design with parallel architectures
JP2010531018A5 (en)
Ahmad et al. Selection of polynomials for cyclic redundancy check for the use of high speed embedded: an algorithmic procedure
US7340496B2 (en) System and method for determining the Nth state of linear feedback shift registers
Gupta et al. Coupled variable‐input LCG and clock divider‐based large period pseudo‐random bit generator on FPGA
CN101207467A (en) Generation of cyclic redundancy check code as well as method and apparatus for sending and testing data sequence
Mita et al. A novel pseudo random bit generator for cryptography applications
JP2004515855A (en) Method and apparatus for generating pseudo-random sequences
JP5101253B2 (en) Random error generator, M-sequence generator, and design method thereof
Ahmad Development of state model theory for external exclusive NOR type LFSR structures
CN117331530A (en) Method, device, electronic equipment and storage medium for fast jump of long pseudo-random sequence
US10067821B2 (en) Apparatus and method for cyclic redundancy check
US10754617B2 (en) Generating of random numbers
Ahmad Investigation of some quite interesting divisibility situations in a signature analyzer implementation
Kotě et al. Improved structure of true random number generator with direct amplification of analog noise
Sivanantham et al. Built-in self-test methodology for system-on-a-chip testing
RU2815485C1 (en) Pseudorandom number generator
Narasimha et al. Design and analysis of gray code generator as test pattern generator
CN116382634B (en) Pseudo-random code generation circuit and method
Lee et al. Implementation of parallel BCH encoder employing tree-type systolic array architecture
El-Medany Reconfigurable CRC IP core design on xilinx spartan 3AN FPGA
Ahmad et al. On Implementation of Reconfigurable Cyclic Redundancy Check for EVS Applications