Devireddy et al., 2006 - Google Patents
Low-frequency noise in TaSiN/HfO/sub 2/nMOSFETs and the effect of stress-relieved preoxide interfacial layerDevireddy et al., 2006
View PDF- Document ID
- 1794928139219364973
- Author
- Devireddy S
- Min B
- Çelik-Butler Z
- Tseng H
- Tobin P
- Wang F
- Zlotnicka A
- Publication year
- Publication venue
- IEEE transactions on electron devices
External Links
Snippet
Low-frequency noise characteristics are reported for TaSiN-gated n-channel MOSFETs with atomic-layer deposited HfO/sub 2/on thermal SiO/sub 2/with stress-relieved preoxide (SRPO) pretreatment. For comparison, control devices were also included with chemical …
- 229910004140 HfO 0 title abstract description 44
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/40—Electrodes; Multistep manufacturing processes therefor
- H01L29/43—Electrodes; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/40—Electrodes; Multistep manufacturing processes therefor
- H01L29/43—Electrodes; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Kuzum et al. | Ge (100) and (111) N-and P-FETs with high mobility and low-$ T $ mobility characterization | |
Cassé et al. | Carrier transport in HfO/sub 2//metal gate MOSFETs: physical insight into critical parameters | |
Magnone et al. | $1/f $ noise in drain and gate current of MOSFETs with high-$ k $ gate stacks | |
Simoen et al. | Border traps in Ge/III–V channel devices: Analysis and reliability aspects | |
Onishi et al. | Improvement of surface carrier mobility of HfO/Sub 2/MOSFETs by high-temperature forming gas annealing | |
Valenza et al. | Overview of the impact of downscaling technology on 1/f noise in p-MOSFETs to 90 nm | |
Lopez et al. | Low-frequency noise investigation and noise variability analysis in high-$ k $/metal gate 32-nm CMOS transistors | |
Theodorou et al. | Low-frequency noise sources in advanced UTBB FD-SOI MOSFETs | |
Lei et al. | Ge0. 83Sn0. 17 p-channel metal-oxide-semiconductor field-effect transistors: Impact of sulfur passivation on gate stack quality | |
da Silva et al. | A physics-based statistical RTN model for the low frequency noise in MOSFETs | |
Simoen et al. | On the oxide trap density and profiles of 1-nm EOT metal-gate last CMOS transistors assessed by low-frequency noise | |
Chew et al. | Effect of technology scaling on the 1/f noise of deep submicron PMOS transistors | |
von Haartman et al. | 1/f noise in Si and Si/sub 0.7/Ge/sub 0.3/pMOSFETs | |
Devireddy et al. | Low-frequency noise in TaSiN/HfO/sub 2/nMOSFETs and the effect of stress-relieved preoxide interfacial layer | |
Claeys et al. | Low-frequency noise assessment for deep submicrometer CMOS technology nodes | |
von Haartman et al. | Comprehensive study on low-frequency noise and mobility in Si and SiGe pMOSFETs with high-/spl kappa/gate dielectrics and TiN gate | |
Campera et al. | Modeling of tunnelling currents in Hf-based gate stacks as a function of temperature and extraction of material parameters | |
Guo et al. | Low-Frequency Noise Assessment of Silicon Passivated Ge pMOSFETs With TiN/TaN/$\hbox {HfO} _ {2} $ Gate Stack | |
Zhang et al. | Effect of ionizing radiation on defects and $1/f $ noise in Ge pMOSFETs | |
Min et al. | Low-frequency noise in submicrometer MOSFETs with HfO2, HfO2/Al2O3 and HfAlOx gate stacks | |
Simoen et al. | Assessment of the impact of inelastic tunneling on the frequency-depth conversion from low-frequency noise spectra | |
Min et al. | Impact of interfacial layer on low-frequency noise of HfSiON dielectric MOSFETs | |
Lai et al. | Interface properties of NO-annealed N/sub 2/O-grown oxynitride | |
Chew et al. | Impact of technology scaling on the 1/f noise of thin and thick gate oxide deep submicron NMOS transistors | |
Simoen et al. | Low-frequency noise assessment of the oxide trap density in thick-oxide input-output transistors for DRAM applications |