[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Roy et al., 1993 - Google Patents

Circuit activity based logic synthesis for low power reliable operations

Roy et al., 1993

Document ID
17817107052529050084
Author
Roy K
Prasad S
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

A system developed to synthesize both finite state machines and combinational logic for low- power applications, called SYCLOP, is described. SYCLOP tries to minimize the transition density at the internal nodes of a circuit to minimize power dissipation during normal …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
Roy et al. Circuit activity based logic synthesis for low power reliable operations
Miller et al. Multiple-Valued Logic: Concepts and Representations
Ashenden Digital design (verilog): An embedded systems approach using verilog
Linder et al. Phased logic: Supporting the synchronous design paradigm with delay-insensitive circuitry
EP1964266B1 (en) A method for multi-cycle clock gating
Soeken et al. Busy man's synthesis: Combinational delay optimization with SAT
Reese et al. Introduction to logic synthesis using Verilog HDL
Manne et al. Computing the maximum power cycles of a sequential circuit
Lavagno et al. Synthesis of verifiably hazard-free asynchronous control circuits
Gowda et al. Decomposition based approach for synthesis of multi-level threshold logic circuits
Albrecht et al. On the skew-bounded minimum-buffer routing tree problem
Zhou et al. Optimal low powerX OR gate decomposition
Patra Approaches to design of circuits for low-power computation
Kriplani Worst case voltage drops in power and ground buses of CMOS VLSI circuits
Minkovich et al. Mapping for better than worst-case delays in LUT-based FPGA designs
Neves et al. Automated Synthesis of Skew‐Based Clock Distribution Networks
Khodosevych et al. Combining relaxation with NCL_X for enhanced optimization of asynchronous NULL convention logic circuits
Yang et al. Low-power high-level synthesis using latches
CN112969998A (en) Optimized meta-stability-inclusive ordering by parallel prefix computation
Wang et al. Power reduction and power-delay trade-offs using logic transformations
Raghunandan et al. Area and timing analysis of advanced adders under changing technologies
Gupta et al. Acyclic modeling of combinational loops
Brzozowski et al. Calculation methods of new circuit activity measure for low power modeling
Yan et al. Exact Synthesis and Inversion Optimization for 3-input Resistive Majority based Logic-in-Memory
Hyun et al. Allocation of multibit retention flip-flops for power gated circuits: Algorithm-design unified approach