[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Brzozowski et al., 2008 - Google Patents

Calculation methods of new circuit activity measure for low power modeling

Brzozowski et al., 2008

Document ID
580927659806341539
Author
Brzozowski I
Kos A
Publication year
Publication venue
2008 International Conference on Signals and Electronic Systems

External Links

Snippet

Calculation procedures for the gate driving way probability-the new measure of a circuit activity, developed for low power modeling-are presented in this paper. The new model of power dissipation, using the measure, has improved estimation accuracy. Moreover, it …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N5/00—Computer systems utilising knowledge based models

Similar Documents

Publication Publication Date Title
Mohyuddin et al. Probabilistic error propagation in a logic circuit using the boolean difference calculus
US5673420A (en) Method of generating power vectors for cell power dissipation simulation
US6529861B1 (en) Power consumption reduction for domino circuits
Davis et al. A practical reconfigurable hardware accelerator for Boolean satisfiability solvers
Kunz et al. Logic optimization and equivalence checking by implication analysis
US7594200B2 (en) Method for finding multi-cycle clock gating
Jutman et al. SSBDDs: Advantageous model and efficient algorithms for digital circuit modeling, simulation & test
Brzozowski et al. Calculation methods of new circuit activity measure for low power modeling
Lai et al. Efficient synthesis of approximate threshold logic circuits with an error rate guarantee
Sagahyroon et al. Using SAT-based techniques in power estimation
US5740407A (en) Method of generating power vectors for circuit power dissipation simulation having both combinational and sequential logic circuits
Sinha et al. BDD based Logic synthesis and optimization for low power comparator circuit
Damaševičius et al. Estimation of power consumption at behavioral modeling level using SystemC
Reinsalu et al. Register-transfer level deductive fault simulation using decision diagrams
Yu et al. Scalable sampling methodology for logic simulation: Reduced-ordered monte carlo
Raja et al. A reduced constraint set linear program for low-power design of digital circuits
Mehrotra et al. Timing-driven power optimisation and power-driven timing optimisation of combinational circuits
Abolmaali Efficient Delay Characterization Method to Obtain the Output Waveform of Logic Gates Considering Glitches.
Cheng et al. A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction
Beckler et al. GPU-accelerated fault dictionary generation for the TRAX fault model
Paul et al. Voltage Scaled Low Power DNN Accelerator Design on Reconfigurable Platform. Electronics 2024, 13, 1431
Belous et al. Fundamentals of CMOS Microcircuits Logic Design with Reduced Power Consumption
Khvatov Method for Fast Evaluation of the Circuit Performance After Structural Resynthesis for RSoC
Theoharis et al. A fast and accurate delay dependent method for switching estimation of large combinational circuits
Ahmed et al. Logic picture-based dynamic power estimation for unit gate-delay model CMOS circuits