[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Bowman et al., 2010 - Google Patents

A 45 nm resilient microprocessor core for dynamic variation tolerance

Bowman et al., 2010

Document ID
16798642076052805571
Author
Bowman K
Tschanz J
Lu S
Aseron P
Khellah M
Raychowdhury A
Geuskens B
Tokunaga C
Wilkerson C
Karnik T
De V
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

A 45 nm microprocessor core integrates resilient error-detection and recovery circuits to mitigate the clock frequency (F CLK) guardbands for dynamic parameter variations to improve throughput and energy efficiency. The core supports two distinct error-detection …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318594—Timing aspects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization

Similar Documents

Publication Publication Date Title
Bowman et al. A 45 nm resilient microprocessor core for dynamic variation tolerance
Bowman et al. Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance
Austin et al. Making typical silicon matter with razor
Ernst et al. Razor: A low-power pipeline based on circuit-level timing speculation
Ernst et al. Razor: circuit-level correction of timing errors for low-power operation
Zhang et al. irazor: Current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processor
Tiwari et al. ReCycle: Pipeline adaptation to tolerate process variation
US7671627B1 (en) Superscale processor performance enhancement through reliable dynamic clock frequency tuning
Ejlali et al. Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems
Rahimi et al. Variability mitigation in nanometer CMOS integrated systems: A survey of techniques from circuits to software
Maniatakos et al. Instruction-level impact analysis of low-level faults in a modern microprocessor controller
Bowman et al. All-digital circuit-level dynamic variation monitor for silicon debug and adaptive clock control
Mitra et al. The resilience wall: Cross-layer solution strategies
Reyserhove et al. Margin elimination through timing error detection in a near-threshold enabled 32-bit microcontroller in 40-nm CMOS
Memik et al. Engineering over-clocking: Reliability-performance trade-offs for high-performance register files
Alghareb et al. Designing and evaluating redundancy-based soft-error masking on a continuum of energy versus robustness
Valadimas et al. The time dilation technique for timing error tolerance
Reddi et al. Robust and resilient designs from the bottom-up: Technology, CAD, circuit, and system issues
Chandra Monitoring reliability in embedded processors-a multi-layer view
Valadimas et al. Cost and power efficient timing error tolerance in flip-flop based microprocessor cores
Valadimas et al. Timing error tolerance in small core designs for SoC applications
Sai et al. Multi-path aging sensor for cost-efficient delay fault prediction
Subramanian et al. Superscalar processor performance enhancement through reliable dynamic clock frequency tuning
Ashraf et al. Reactive rejuvenation of CMOS logic paths using self-activating voltage domains
Raychowdhury et al. Error detection and correction in microprocessor core and memory due to fast dynamic voltage droops