Zhang et al., 2017 - Google Patents
irazor: Current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processorZhang et al., 2017
View PDF- Document ID
- 15615276496693824869
- Author
- Zhang Y
- Khayatzadeh M
- Yang K
- Saligane M
- Pinckney N
- Alioto M
- Blaauw D
- Sylvester D
- Publication year
- Publication venue
- IEEE Journal of Solid-State Circuits
External Links
Snippet
This paper presents iRazor, a lightweight error detection and correction approach, to suppress the cycle time margin that is traditionally added to very large scale integration systems to tolerate process, voltage, and temperature variations. iRazor is based on a novel …
- 238000001514 detection method 0 title abstract description 38
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Zhang et al. | irazor: Current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processor | |
Kwon et al. | Razor-lite: A light-weight register for error detection by observing virtual supply rails | |
Bowman et al. | Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance | |
Fojtik et al. | Bubble razor: Eliminating timing margins in an ARM cortex-M3 processor in 45 nm CMOS using architecturally independent error detection and correction | |
Kim et al. | Variation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique | |
Das et al. | RazorII: In situ error detection and correction for PVT and SER tolerance | |
Bowman et al. | A 45 nm resilient microprocessor core for dynamic variation tolerance | |
Zhang et al. | Sequential element design with built-in soft error resilience | |
Alghareb et al. | Designing and evaluating redundancy-based soft-error masking on a continuum of energy versus robustness | |
Cannizzaro et al. | SafeRazor: Metastability-robust adaptive clocking in resilient circuits | |
Jeong et al. | Self-timed pulsed latch for low-voltage operation with reduced hold time | |
Shan et al. | A wide-voltage-range half-path timing error-detection system with a 9-transistor transition-detector in 40-nm CMOS | |
Valadimas et al. | The time dilation technique for timing error tolerance | |
Shan et al. | Timing error prediction AVFS with detection window tuning for wide-operating-range ICs | |
Jin et al. | In situ error detection techniques in ultralow voltage pipelines: Analysis and optimizations | |
Gabbay et al. | Asymmetric aging effect on modern microprocessors | |
Keller et al. | DD1: a QDI, radiation-hard-by-design, near-threshold 18uW/MIPS microcontroller in 40nm bulk CMOS | |
Sannena et al. | Low overhead warning flip-flop based on charge sharing for timing slack monitoring | |
Das et al. | Frequency-independent warning detection sequential for dynamic voltage and frequency scaling in ASICs | |
Wang et al. | Process/voltage/temperature-variation-aware design and comparative study of transition-detector-based error-detecting latches for timing-error-resilient pipelined systems | |
Valadimas et al. | Timing error tolerance in small core designs for SoC applications | |
Das et al. | Error-resilient design techniques for reliable and dependable computing | |
Shang et al. | A wide-voltage-range transition-detector with in-situ timing-error detection and correction based on pulsed-latch design in 28 nm CMOS | |
Ryu et al. | Variation-tolerant elastic clock scheme for low-voltage operations | |
Oklobdzija | Clocking in multi-GHz environment |