[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Valinataj et al., 2011 - Google Patents

A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on-chip

Valinataj et al., 2011

View PDF
Document ID
16797291351322966739
Author
Valinataj M
Mohammadi S
Plosila J
Liljeberg P
Tenhunen H
Publication year
Publication venue
AEU-International Journal of Electronics and Communications

External Links

Snippet

High reliability against undesirable effects is one of the key objectives in the design of on- chip networks. This paper presents a very low cost fault-tolerant routing method to tolerate faulty links and routers in mesh-based Networks-on-Chip. This new algorithm can be …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/22Alternate routing
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/28Route fault recovery
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/02Topology update or discovery
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/04Interdomain routing, e.g. hierarchical routing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/12Shortest path evaluation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/48Routing tree calculation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077Routing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/06Deflection routing, e.g. hot-potato routing
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation

Similar Documents

Publication Publication Date Title
Valinataj et al. A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on-chip
Fick et al. A highly resilient routing algorithm for fault-tolerant NoCs
Ebrahimi et al. MD: minimal path-based fault-tolerant routing in on-chip networks
Rodrigo et al. Efficient unicast and multicast support for CMPs
Ebrahimi et al. Minimal-path fault-tolerant approach using connection-retaining structure in networks-on-chip
Werner et al. A survey on design approaches to circumvent permanent faults in networks-on-chip
Liu et al. Low cost fault-tolerant routing algorithm for networks-on-chip
Pasricha et al. NS-FTR: A fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults
Ren et al. A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration
Moriam et al. Fault tolerant deadlock-free adaptive routing algorithms for hexagonal networks-on-chip
Holsmark et al. Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions
Valinataj et al. A fault-tolerant and congestion-aware routing algorithm for networks-on-chip
Jouybari et al. A low overhead, fault tolerant and congestion aware routing algorithm for 3D mesh-based Network-on-Chips
Valinataj et al. Fault-aware and reconfigurable routing algorithms for Networks-on-Chip
Jain et al. TRACK: An algorithm for fault-tolerant, dynamic and scalable 2D mesh network-on-chip routing reconfiguration
Vitkovskiy et al. Dynamic fault‐tolerant routing algorithm for networks‐on‐chip based on localised detouring paths
Palesi et al. Leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip
Taheri et al. Advertiser elevator: A fault tolerant routing algorithm for partially connected 3D Network-on-Chips
Safaei et al. An efficient routing methodology to tolerate static and dynamic faults in 2-D mesh networks-on-chip
Neishaburi et al. NISHA: A fault-tolerant NoC router enabling deadlock-free interconnection of subnets in hierarchical architectures
Latif et al. Partial virtual channel sharing: a generic methodology to enhance resource management and fault tolerance in networks-on-chip
Sleeba et al. Energy‐efficient fault tolerant technique for deflection routers in two‐dimensional mesh Network‐on‐Chips
Manzoor et al. Prime turn model and first last turn model: an adaptive deadlock free routing for network-on-chips
Patooghy et al. Complement routing: A methodology to design reliable routing algorithm for Network on Chips
Killian et al. A new efficient and reliable dynamically reconfigurable network-on-chip