Aldegunde et al., 2015 - Google Patents
Energy conserving, self-force free Monte Carlo simulations of semiconductor devices on unstructured meshesAldegunde et al., 2015
- Document ID
- 16145553364988491179
- Author
- Aldegunde M
- Kalna K
- Publication year
- Publication venue
- Computer Physics Communications
External Links
Snippet
Unphysical self-forces resulting from the particle–mesh coupling occur when ensemble Monte Carlo simulations of semiconductor devices use an unstructured mesh to describe device geometry. We report on the development of a correction to the driving electric field on …
- 239000004065 semiconductor 0 title abstract description 17
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
- G06F17/13—Differential equations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/16—Numerical modeling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/10—Probabilistic or stochastic CAD
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Zhang et al. | Stochastic testing method for transistor-level uncertainty quantification based on generalized polynomial chaos | |
Garcia-Loureiro et al. | Implementation of the density gradient quantum corrections for 3-D simulations of multigate nanoscaled transistors | |
Dasgupta et al. | BSIM compact model of quantum confinement in advanced nanosheet FETs | |
Jungemann et al. | Hierarchical device simulation: the Monte-Carlo perspective | |
KR101867785B1 (en) | Atomic scale grid for modeling semiconductor structures and fabrication processes | |
Lindberg et al. | Quantum corrections based on the 2-D Schrödinger equation for 3-D finite element Monte Carlo simulations of nanoscaled FinFETs | |
Nagy et al. | 3-D finite element Monte Carlo simulations of scaled Si SOI FinFET with different cross sections | |
Aldegunde et al. | Energy conserving, self-force free Monte Carlo simulations of semiconductor devices on unstructured meshes | |
Prégaldiny et al. | An advanced explicit surface potential model physically accounting for the quantization effects in deep-submicron MOSFETs | |
Zhang et al. | Uncertainty quantification for integrated circuits: Stochastic spectral methods | |
Sho et al. | A quantum energy transport model for semiconductor device simulation | |
Goldsman et al. | Advances in the Spherical Harmonic–Boltzmann–Wigner approach to device simulation | |
Ravaioli | Hierarchy of simulation approaches for hot carrier transport in deep submicron devices | |
Fang et al. | Understanding the impact of transistor-level BTI variability | |
Wong et al. | Modified Hurkx band-to-band-tunneling model for accurate and robust TCAD simulations | |
Yu et al. | Quantitative evaluation of line-edge roughness in various FinFET structures: Bayesian neural network with automatic model selection | |
Aldegunde et al. | Reduction of the self-forces in Monte Carlo simulations of semiconductor devices on unstructured meshes | |
CN105975646B (en) | System, method and computer program product for analyzing performance of semiconductor device | |
Zhang et al. | A library based on deep neural networks for modeling the degradation of FinFET SRAM performance metrics due to aging | |
Chen et al. | An accelerated monotone iterative method for the quantum-corrected energy transport model | |
Kim et al. | Statistical leakage estimation based on sequential addition of cell leakage currents | |
Meinerzhagen et al. | Solving boltzmann transport equation without monte-carlo algorithms-new methods for industrial tcad applications | |
Autran et al. | Particle Monte Carlo modeling of single-event transient current and charge collection in integrated circuits | |
US20240184964A1 (en) | Parameter calibration for simulation of a transistor design | |
Kim | A deterministic Wigner transport equation solver with infinite correlation length |