Li, 2007 - Google Patents
A two-dimensional thin-film transistor simulation using adaptive computing techniqueLi, 2007
View PDF- Document ID
- 12912131996487036627
- Author
- Li Y
- Publication year
- Publication venue
- Applied mathematics and computation
External Links
Snippet
In this paper, an adaptive computational technique is applied to solve a set of two- dimensional (2D) drift-diffusion (DD) equations together with nonlinear trap model in thin- film transistors (TFTs). Different from the conventional DD equations in metal-oxide …
- 238000004088 simulation 0 title abstract description 44
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
- G06F17/13—Differential equations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30861—Retrieval from the Internet, e.g. browsers
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Xie et al. | Review and critique of analytic models of MOSFET short-channel effects in subthreshold | |
Asenov et al. | Hierarchical approach to" atomistic" 3-D MOSFET simulation | |
Garcia-Loureiro et al. | Implementation of the density gradient quantum corrections for 3-D simulations of multigate nanoscaled transistors | |
Khodadadian et al. | An adaptive multilevel Monte Carlo algorithm for the stochastic drift–diffusion–Poisson system | |
Lindberg et al. | Quantum corrections based on the 2-D Schrödinger equation for 3-D finite element Monte Carlo simulations of nanoscaled FinFETs | |
Djeffal et al. | An approach based on neural computation to simulate the nanoscale CMOS circuits: Application to the simulation of CMOS inverter | |
US8731893B2 (en) | Circuit simulation of MOSFETs | |
Prégaldiny et al. | An advanced explicit surface potential model physically accounting for the quantization effects in deep-submicron MOSFETs | |
Zhang et al. | A class of finite element methods with averaging techniques for solving the three-dimensional drift-diffusion model in semiconductor device simulations | |
Li | A two-dimensional thin-film transistor simulation using adaptive computing technique | |
Andrei et al. | Random doping-induced fluctuations of subthreshold characteristics in MOSFET devices | |
Ibáñez et al. | A comprehensive characterization of the threshold voltage extraction in MOSFETs transistors based on smoothing splines | |
Li et al. | Variation estimation and compensation technique in scaled LTPS TFT circuits for low-power low-cost applications | |
Meel et al. | Three-dimensional analytic modelling of front and back gate threshold voltages for small geometry fully depleted SOI MOSFET’s | |
Tang et al. | A SPICE-compatible model for nanoscale MOSFET capacitor simulation under the inversion condition | |
Oniciuc et al. | Sensitivity of static noise margins to random dopant variations in 6-T SRAM cells | |
Abdolkader et al. | FETMOSS: a software tool for 2D simulation of double‐gate MOSFET | |
Li et al. | Geometric programming approach to doping profile design optimization of metal-oxide-semiconductor devices | |
He et al. | An explicit current–voltage model for undoped double-gate MOSFETs based on accurate yet analytic approximation to the carrier concentration | |
Subramaniam et al. | Drain current models for single-gate MOSFETs & undoped symmetric & asymmetric double-gate SOI MOSFETs and quantum mechanical effects: a review | |
Choi et al. | Enhancement and Expansion of the Neural Network-Based Compact Model Using a Binning Method | |
US20160162625A1 (en) | Mapping Intermediate Material Properties To Target Properties To Screen Materials | |
US20240184964A1 (en) | Parameter calibration for simulation of a transistor design | |
Mattausch et al. | HiSIM2 Circuit simulation-Solving the speed versus accuracy crisis | |
Huo et al. | A simulator for ballistic nanostructures in a 2-D electron gas |