[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Yüzügüler et al., 2019 - Google Patents

Analog neural networks with deep-submicrometer nonlinear synapses

Yüzügüler et al., 2019

View PDF
Document ID
14995984157042707670
Author
Yüzügüler A
Celik F
Drumond M
Falsafi B
Frossard P
Publication year
Publication venue
IEEE Micro

External Links

Snippet

Analog computing is a promising approach to improve the silicon efficiency for inference accelerators in extremely resource-constrained environments. Existing analog circuit proposals for neural networks, however, fall short of realizing the full potential of analog …
Continue reading at infoscience.epfl.ch (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06J—HYBRID COMPUTING ARRANGEMENTS
    • G06J1/00—Hybrid computing arrangements

Similar Documents

Publication Publication Date Title
Jain et al. RxNN: A framework for evaluating deep neural networks on resistive crossbars
Soleimani et al. Biologically inspired spiking neurons: Piecewise linear models and digital implementation
Nouri et al. Digital multiplierless implementation of the biological FitzHugh–Nagumo model
US20210406661A1 (en) Analog Hardware Realization of Neural Networks
Savich et al. A scalable pipelined architecture for real-time computation of MLP-BP neural networks
Priyanka et al. CMOS implementations of rectified linear activation function
Magerl et al. Echo state networks for black-box modeling of integrated circuits
Yüzügüler et al. Analog neural networks with deep-submicrometer nonlinear synapses
Janke et al. Analyzing the effects of noise and variation on the accuracy of analog neural networks
EP4334849A1 (en) System, method, and computer device for transistor-based neural networks
Szczęsny High speed and low sensitive current-mode CMOS perceptron
Oshio et al. A memcapacitive spiking neural network with circuit nonlinearity-aware training
Hamilton et al. Pulse stream VLSI circuits and systems: The EPSILON neural network chipset
Ji et al. A reduced architecture for ReRAM-based neural network accelerator and its software stack
Ghanbarpour et al. New Model for Wilson and Morris–Lecar Neuron models: Validation and digital implementation on FPGA
Chou et al. VLSI design of optimization and image processing cellular neural networks
Naswali et al. DNNLibGen: Deep neural network based fast library generator
Vytyaz et al. Sensitivity analysis for oscillators
Chua et al. Cellular neural networks and analog VLSI
Moreno et al. An analog systolic neural processing architecture
Zebhi et al. Macromodeling of Nonlinear High-Speed Circuits Using Novel Hybrid Bidirectional High-Order Deep Recurrent Neural Network
Mendhurwar et al. A new approach to sizing analog CMOS building blocks using pre-compiled neural network models
Gencer et al. Design of An Analog Circuit-Based Artificial Neural Network
US20240005141A1 (en) Analog Hardware Realization of Neural Networks Using Libraries of I/O Interfaces and Power Management Units
Kao et al. A Behavior-Level Simulation Framework for RRAM-Based Deep Learning Accelerators with Flexible Architecture Configurations