Montalvo et al., 1997 - Google Patents
An analog VLSI neural network with on-chip perturbation learningMontalvo et al., 1997
View PDF- Document ID
- 7617354821143744547
- Author
- Montalvo A
- Gyurcsik R
- Paulos J
- Publication year
- Publication venue
- IEEE Journal of Solid-State Circuits
External Links
Snippet
An analog very large scale integration (VLSI) neural network intended for cost-sensitive, battery-powered, high-volume applications is described. Weights are stored in the analog domain using a combination of dynamic and nonvolatile memory that allows both fast …
- 230000001537 neural 0 title abstract description 21
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Montalvo et al. | Toward a general-purpose analog VLSI neural network with on-chip learning | |
Montalvo et al. | An analog VLSI neural network with on-chip perturbation learning | |
Holler et al. | An electrically trainable artificial neural network (ETANN) with 10240'floating gate'synapses | |
Shima et al. | Neuro chips with on-chip back-propagation and/or Hebbian learning | |
Jabri et al. | Adaptive analog VLSI neural systems | |
Coue et al. | A four-quadrant subthreshold mode multiplier for analog neural-network applications | |
Schneider et al. | Analog CMOS deterministic Boltzmann circuits | |
Kim et al. | Calibration of floating-gate SoC FPAA system | |
Kucic et al. | Programmable and adaptive analog filters using arrays of floating-gate circuits | |
Foo et al. | Analog components for the VLSI of neural networks | |
Shah et al. | SoC FPAA hardware implementation of a VMM+ WTA embedded learning classifier | |
Castro et al. | Implementation and performance of an analog nonvolatile neural network | |
Hasler et al. | Floating-gate devices: they are not just for digital memories any more | |
Hsu et al. | Competitive learning with floating-gate circuits | |
Minch et al. | Multiple-input translinear element networks | |
Borgstrom et al. | Programmable current-mode neural network for implementation in analogue MOS VLSI | |
US20240242061A1 (en) | System, method, and computer device for transistor-based neural networks | |
Shimabukuro et al. | Circuitry for artificial neural networks with non-volatile analog memories | |
Reed et al. | A multiple-input OTA circuit for neural networks | |
Serrano-Gotarrdeona et al. | An ART1 microchip and its use in multi-ART1 systems | |
US6513023B1 (en) | Artificial neural network with hardware training and hardware refresh | |
Kim et al. | A programmable analog CMOS synapse for neural networks | |
Yamasaki et al. | An analog similarity evaluation circuit featuring variable functional forms | |
MORIE et al. | Self-learning analog neural network LSI with high-resolution non-volatile analog memory and a partially-serial weight-update architecture | |
Massengill | A dynamic CMOS multiplier for analog VLSI based on exponential pulse-decay modulation |